URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [xscale/] [npwr/] [v2_0/] [include/] [pkgconf/] [mlt_arm_xscale_npwr_rom.h] - Rev 174
Compare with Previous | Blame | View Log
// eCos memory layout - Tue Sep 05 18:46:49 2000 // This is a generated file - do not edit #ifndef __ASSEMBLER__ #include <cyg/infra/cyg_type.h> #include <stddef.h> #endif #define CYGMEM_REGION_ram (0xA0000000) #define CYGMEM_REGION_ram_SIZE (0x2000000) #define CYGMEM_REGION_ram_ATTR (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W) #define CYGMEM_REGION_rom (0x00000000) #define CYGMEM_REGION_rom_SIZE (0x800000) #define CYGMEM_REGION_rom_ATTR (CYGMEM_REGION_ATTR_R) #ifndef __ASSEMBLER__ extern char CYG_LABEL_NAME (__heap1) []; #endif #define CYGMEM_SECTION_heap1 (CYG_LABEL_NAME (__heap1)) #define CYGMEM_SECTION_heap1_SIZE (0xa2000000 - (size_t) CYG_LABEL_NAME (__heap1)) #ifndef __ASSEMBLER__ extern char CYG_LABEL_NAME (__pci_window) []; #endif // #define CYGMEM_SECTION_pci_window (CYG_LABEL_NAME (__pci_window)) // #define CYGMEM_SECTION_pci_window_SIZE (0x100000)