OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [calmrisc32/] [ceb/] [v2_0/] [include/] [pkgconf/] [mlt_calm32_ceb_rom.ldi] - Rev 27

Go to most recent revision | Compare with Previous | Blame | View Log

// eCos memory layout - Fri Oct 20 06:10:29 2000

// This is a generated file - do not edit

#include <cyg/infra/cyg_type.inc>

MEMORY
{
    ram : ORIGIN = 0x000000, LENGTH = 0x80000
    rom : ORIGIN = 0x100000000, LENGTH = 0x80000
}

SECTIONS
{
    SECTIONS_BEGIN
    SECTION_vectors (rom, 0x100000000, LMA_EQ_VMA)
    SECTION_ROMISC (rom, ALIGN (0x40), LMA_EQ_VMA)
    SECTION_RELOCS (rom, ALIGN (0x40), LMA_EQ_VMA)
    SECTION_init (rom, ALIGN (0x40), LMA_EQ_VMA)
    SECTION_text (rom, ALIGN (0x40), LMA_EQ_VMA)
    SECTION_fini (rom, ALIGN (0x40), LMA_EQ_VMA)
    SECTION_data (ram, 0x00000000, FOLLOWING (.fini))
    SECTION_data1 (ram, ALIGN (0x40), FOLLOWING (.data))
    SECTION_rodata (ram, ALIGN (0x40), FOLLOWING (.data1))
    SECTION_rodata1 (ram, ALIGN (0x40), FOLLOWING (.rodata))
    SECTION_eh_frame (ram, ALIGN (0x40), FOLLOWING (.rodata1))
    SECTION_gcc_except_table (ram, ALIGN (0x40), FOLLOWING (.eh_frame))
    SECTION_ctors (ram, ALIGN (0x40), FOLLOWING (.gcc_except_table))
    SECTION_dtors (ram, ALIGN (0x40), FOLLOWING (.ctors))
    SECTION_devtab (ram, ALIGN (0x40), FOLLOWING (.dtors))
    SECTION_got (ram, ALIGN (0x40), FOLLOWING (.devtab))
    SECTION_dynamic (ram, ALIGN (0x40), FOLLOWING (.got))
    SECTION_sdata (ram, ALIGN (0x40), FOLLOWING (.dynamic))
    SECTION_lit8 (ram, ALIGN (0x40), FOLLOWING (.sdata))
    SECTION_lit4 (ram, ALIGN (0x40), FOLLOWING (.lit8))
    SECTION_sbss (ram, ALIGN (0x40), LMA_EQ_VMA)
    SECTION_bss (ram, ALIGN (0x40), LMA_EQ_VMA)
    CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);
    SECTIONS_END
}

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.