OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [powerpc/] [arch/] [v2_0/] [src/] [hal_mk_defs.c] - Rev 174

Compare with Previous | Blame | View Log

//==========================================================================
//
//      hal_mk_defs.c
//
//      HAL (architecture) "make defs" program
//
//==========================================================================
//####ECOSGPLCOPYRIGHTBEGIN####
// -------------------------------------------
// This file is part of eCos, the Embedded Configurable Operating System.
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
//
// eCos is free software; you can redistribute it and/or modify it under
// the terms of the GNU General Public License as published by the Free
// Software Foundation; either version 2 or (at your option) any later version.
//
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// for more details.
//
// You should have received a copy of the GNU General Public License along
// with eCos; if not, write to the Free Software Foundation, Inc.,
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
//
// As a special exception, if other files instantiate templates or use macros
// or inline functions from this file, or you compile this file and link it
// with other works to produce a work based on this file, this file does not
// by itself cause the resulting work to be covered by the GNU General Public
// License. However the source code for this file must still be made available
// in accordance with section (3) of the GNU General Public License.
//
// This exception does not invalidate any other reasons why a work based on
// this file might be covered by the GNU General Public License.
//
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
// at http://sources.redhat.com/ecos/ecos-license/
// -------------------------------------------
//####ECOSGPLCOPYRIGHTEND####
//==========================================================================
//#####DESCRIPTIONBEGIN####
//
// Author(s):    gthomas
// Contributors: gthomas, jskov
// Date:         2000-02-21
// Purpose:      PowerPC architecture dependent definition generator
// Description:  This file contains code that can be compiled by the target
//               compiler and used to generate machine specific definitions
//               suitable for use in assembly code.
//
//####DESCRIPTIONEND####
//
//==========================================================================
 
#include <pkgconf/hal.h>
#include CYGHWR_MEMORY_LAYOUT_H     
 
#include <cyg/hal/hal_arch.h>           // HAL header
#include <cyg/hal/hal_intr.h>           // HAL header
#ifdef CYGPKG_KERNEL
# include <pkgconf/kernel.h>
# include <cyg/kernel/instrmnt.h>
#endif
 
/*
 * This program is used to generate definitions needed by
 * assembly language modules.
 *
 * This technique was first used in the OSF Mach kernel code:
 * generate asm statements containing #defines,
 * compile this file to assembler, and then extract the
 * #defines from the assembly-language output.
 */
 
#define DEFINE(sym, val) \
        asm volatile("\n\t.equ\t" #sym ",%0" : : "i" (val))
 
int
main(void)
{
    // setjmp/longjmp buffer
    DEFINE(CYGARC_JMPBUF_SP, offsetof(hal_jmp_buf_t, sp));
    DEFINE(CYGARC_JMPBUF_R2, offsetof(hal_jmp_buf_t, r2));
    DEFINE(CYGARC_JMPBUF_R13, offsetof(hal_jmp_buf_t, r13));
    DEFINE(CYGARC_JMPBUF_R14, offsetof(hal_jmp_buf_t, r14));
    DEFINE(CYGARC_JMPBUF_R15, offsetof(hal_jmp_buf_t, r15));
    DEFINE(CYGARC_JMPBUF_R16, offsetof(hal_jmp_buf_t, r16));
    DEFINE(CYGARC_JMPBUF_R17, offsetof(hal_jmp_buf_t, r17));
    DEFINE(CYGARC_JMPBUF_R18, offsetof(hal_jmp_buf_t, r18));
    DEFINE(CYGARC_JMPBUF_R19, offsetof(hal_jmp_buf_t, r19));
    DEFINE(CYGARC_JMPBUF_R20, offsetof(hal_jmp_buf_t, r20));
    DEFINE(CYGARC_JMPBUF_R21, offsetof(hal_jmp_buf_t, r21));
    DEFINE(CYGARC_JMPBUF_R22, offsetof(hal_jmp_buf_t, r22));
    DEFINE(CYGARC_JMPBUF_R23, offsetof(hal_jmp_buf_t, r23));
    DEFINE(CYGARC_JMPBUF_R24, offsetof(hal_jmp_buf_t, r24));
    DEFINE(CYGARC_JMPBUF_R25, offsetof(hal_jmp_buf_t, r25));
    DEFINE(CYGARC_JMPBUF_R26, offsetof(hal_jmp_buf_t, r26));
    DEFINE(CYGARC_JMPBUF_R27, offsetof(hal_jmp_buf_t, r27));
    DEFINE(CYGARC_JMPBUF_R28, offsetof(hal_jmp_buf_t, r28));
    DEFINE(CYGARC_JMPBUF_R29, offsetof(hal_jmp_buf_t, r29));
    DEFINE(CYGARC_JMPBUF_R30, offsetof(hal_jmp_buf_t, r30));
    DEFINE(CYGARC_JMPBUF_R31, offsetof(hal_jmp_buf_t, r31));
    DEFINE(CYGARC_JMPBUF_LR, offsetof(hal_jmp_buf_t, lr));
    DEFINE(CYGARC_JMPBUF_CR, offsetof(hal_jmp_buf_t, cr));
#ifdef CYGHWR_HAL_POWERPC_FPU
    DEFINE(CYGARC_JMPBUF_F14, offsetof(hal_jmp_buf_t, f14));
    DEFINE(CYGARC_JMPBUF_F15, offsetof(hal_jmp_buf_t, f15));
    DEFINE(CYGARC_JMPBUF_F16, offsetof(hal_jmp_buf_t, f16));
    DEFINE(CYGARC_JMPBUF_F17, offsetof(hal_jmp_buf_t, f17));
    DEFINE(CYGARC_JMPBUF_F18, offsetof(hal_jmp_buf_t, f18));
    DEFINE(CYGARC_JMPBUF_F19, offsetof(hal_jmp_buf_t, f19));
    DEFINE(CYGARC_JMPBUF_F20, offsetof(hal_jmp_buf_t, f20));
    DEFINE(CYGARC_JMPBUF_F21, offsetof(hal_jmp_buf_t, f21));
    DEFINE(CYGARC_JMPBUF_F22, offsetof(hal_jmp_buf_t, f22));
    DEFINE(CYGARC_JMPBUF_F23, offsetof(hal_jmp_buf_t, f23));
    DEFINE(CYGARC_JMPBUF_F24, offsetof(hal_jmp_buf_t, f24));
    DEFINE(CYGARC_JMPBUF_F25, offsetof(hal_jmp_buf_t, f25));
    DEFINE(CYGARC_JMPBUF_F26, offsetof(hal_jmp_buf_t, f26));
    DEFINE(CYGARC_JMPBUF_F27, offsetof(hal_jmp_buf_t, f27));
    DEFINE(CYGARC_JMPBUF_F28, offsetof(hal_jmp_buf_t, f28));
    DEFINE(CYGARC_JMPBUF_F29, offsetof(hal_jmp_buf_t, f29));
    DEFINE(CYGARC_JMPBUF_F30, offsetof(hal_jmp_buf_t, f30));
    DEFINE(CYGARC_JMPBUF_F31, offsetof(hal_jmp_buf_t, f31));
#endif
 
    // Exception/interrupt/context save buffer
#ifdef CYGDBG_HAL_POWERPC_FRAME_WALLS
    DEFINE(CYGARC_PPCREG_WALL_HEAD, offsetof(HAL_SavedRegisters, wall_head));
    DEFINE(CYGARC_PPCREG_WALL_TAIL, offsetof(HAL_SavedRegisters, wall_tail));
#endif
    DEFINE(CYGARC_PPCREG_REGS, offsetof(HAL_SavedRegisters, d[0]));
#ifdef CYGHWR_HAL_POWERPC_FPU
    DEFINE(CYGARC_PPCREG_FREGS, offsetof(HAL_SavedRegisters, f[0]));
#endif
    DEFINE(CYGARC_PPCREG_CR, offsetof(HAL_SavedRegisters, cr));
    DEFINE(CYGARC_PPCREG_XER, offsetof(HAL_SavedRegisters, xer));
    DEFINE(CYGARC_PPCREG_LR, offsetof(HAL_SavedRegisters, lr));
    DEFINE(CYGARC_PPCREG_CTR, offsetof(HAL_SavedRegisters, ctr));
    DEFINE(CYGARC_PPCREG_MSR, offsetof(HAL_SavedRegisters, msr));
    DEFINE(CYGARC_PPCREG_PC, offsetof(HAL_SavedRegisters, pc));
    DEFINE(CYGARC_PPC_CONTEXT_SIZE, offsetof(HAL_SavedRegisters, context_size));
    // Below only saved on exceptions/interrupts
    DEFINE(CYGARC_PPCREG_VECTOR, offsetof(HAL_SavedRegisters, vector));
    DEFINE(CYGARC_PPC_EXCEPTION_SIZE, sizeof(HAL_SavedRegisters));
 
    DEFINE(CYGARC_PPC_STACK_FRAME_SIZE, CYGARC_PPC_STACK_FRAME_SIZE);
    DEFINE(CYGARC_PPC_EXCEPTION_DECREMENT, sizeof(HAL_SavedRegisters));
 
    // Some other exception related definitions
    DEFINE(CYGNUM_HAL_ISR_COUNT, CYGNUM_HAL_ISR_COUNT);
    DEFINE(CYGNUM_HAL_VECTOR_INTERRUPT, CYGNUM_HAL_VECTOR_INTERRUPT);
    DEFINE(CYGNUM_HAL_VECTOR_DECREMENTER, CYGNUM_HAL_VECTOR_DECREMENTER);
    DEFINE(CYGNUM_HAL_VSR_MAX, CYGNUM_HAL_VSR_MAX);
    DEFINE(CYGNUM_HAL_VSR_COUNT, CYGNUM_HAL_VSR_COUNT);
 
    // Variant definitions - want these to be included instead.
#ifdef CYGARC_VARIANT_DEFS
    CYGARC_VARIANT_DEFS
#endif
 
    // Memory layout values (since these aren't "asm"-safe)
#ifdef CYGMEM_REGION_rom    
    DEFINE(CYGMEM_REGION_rom, CYGMEM_REGION_rom);
#endif
#ifdef CYGMEM_REGION_ram    
    DEFINE(CYGMEM_REGION_ram, CYGMEM_REGION_ram);
#endif
    return 0;
}
 
//--------------------------------------------------------------------------
// EOF hal_mk_defs.c
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.