OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [powerpc/] [mbx/] [v2_0/] [misc/] [redboot_RAM_40.ecm] - Rev 174

Compare with Previous | Blame | View Log

cdl_savefile_version 1;
cdl_savefile_command cdl_savefile_version {};
cdl_savefile_command cdl_savefile_command {};
cdl_savefile_command cdl_configuration { description hardware template package };
cdl_savefile_command cdl_package { value_source user_value wizard_value inferred_value };
cdl_savefile_command cdl_component { value_source user_value wizard_value inferred_value };
cdl_savefile_command cdl_option { value_source user_value wizard_value inferred_value };
cdl_savefile_command cdl_interface { value_source user_value wizard_value inferred_value };

cdl_configuration eCos {
    description "" ;
    hardware    mbx ;
    template    redboot ;
    package -hardware CYGPKG_HAL_POWERPC v2_0 ;
    package -hardware CYGPKG_HAL_POWERPC_MPC8xx v2_0 ;
    package -hardware CYGPKG_HAL_POWERPC_MBX v2_0 ;
    package -hardware CYGPKG_HAL_QUICC v2_0 ;
    package -hardware CYGPKG_IO_SERIAL_POWERPC_QUICC_SMC v2_0 ;
    package -hardware CYGPKG_DEVS_ETH_POWERPC_QUICC v2_0 ;
    package -hardware CYGPKG_DEVS_FLASH_MBX v2_0 ;
    package -hardware CYGPKG_DEVS_FLASH_AMD_AM29XXXXX v2_0 ;
    package -template CYGPKG_HAL v2_0 ;
    package -template CYGPKG_INFRA v2_0 ;
    package -template CYGPKG_REDBOOT v2_0 ;
    package CYGPKG_IO_FLASH v2_0 ;
    package CYGPKG_IO_ETH_DRIVERS v2_0 ;
    package CYGPKG_COMPRESS_ZLIB v2_0 ;
    package CYGPKG_MEMALLOC v2_0 ;
    package CYGPKG_ISOINFRA v2_0 ;
};

cdl_option CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT {
    user_value 0
};

cdl_option CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM {
    inferred_value 0
};

cdl_option CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS {
    inferred_value 1
};

cdl_option CYGHWR_HAL_POWERPC_BOARD_SPEED {
    user_value 40
};

cdl_component CYGBLD_BUILD_REDBOOT {
    user_value 1
};


Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.