OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [powerpc/] [ppc40x/] [v2_0/] [ChangeLog] - Rev 174

Compare with Previous | Blame | View Log

2002-05-22  Jesper Skov  <jskov@redhat.com>

        * src/var_intr.c: Fixed warning.
        * src/var_misc.c: Same.

2002-05-13  Gary Thomas  <gthomas@redhat.com>

        * cdl/hal_powerpc_ppc40x.cdl: This processor family has no FPU.

2001-01-26  Jesper Skov  <jskov@redhat.com>

        * include/var_intr.h: Include plf_intr.h

2001-01-18  Gary Thomas  <gthomas@redhat.com>

        * cdl/hal_powerpc_ppc40x.cdl: Move CYGSEM_HAL_USE_ROM_MONITOR to
        platform CDL.

2001-01-17  Gary Thomas  <gthomas@redhat.com>

        * include/variant.inc: Fix EXISR interrupt decode.

2001-01-16  Gary Thomas  <gthomas@redhat.com>

        * src/var_intr.c (hal_variant_IRQ_init): Add platform IRQ support.
        (hal_ppc40x_interrupt_configure): Properly configure level interrupts.

2001-01-15  Gary Thomas  <gthomas@redhat.com>

        * include/var_regs.h (SPR_DBSR, SPR_DBCR): Special registers used
        for debug support.  Too bad the hardware is broken.

        * include/var_intr.h (CYGNUM_HAL_NO_VECTOR_TRACE): Disable common
        single step code [hardware does not work].

2000-11-21  Gary Thomas  <gthomas@redhat.com>

        * include/variant.inc: Include platform specifics <cyg/hal/plf.inc>

2000-11-12  Gary Thomas  <gthomas@redhat.com>

        * src/var_misc.c: Add hal_delay_us().

2000-11-04  Gary Thomas  <gthomas@redhat.com>

        * src/var_misc.c: Define clock handling for PPC40x (different
        from default since there is no decrementer).

        * include/variant.inc: Special interrupt fielder for timers.
        Add interrupt decode.

        * include/var_regs.h: Define architecture (variant) specific
        registers and special instructions used to access them.

        * src/var_intr.c: 
        * include/var_intr.h: Define proper interrupt support for
        this platform.

        * include/var_cache.h: Fix details of cache on PPC40x.  Note:
        the data cache has problems - currently left disabled.

        * cdl/hal_powerpc_ppc40x.cdl: Add support for ROM_MONITOR.

//===========================================================================
//####ECOSGPLCOPYRIGHTBEGIN####
// -------------------------------------------
// This file is part of eCos, the Embedded Configurable Operating System.
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
//
// eCos is free software; you can redistribute it and/or modify it under
// the terms of the GNU General Public License as published by the Free
// Software Foundation; either version 2 or (at your option) any later version.
//
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// for more details.
//
// You should have received a copy of the GNU General Public License along
// with eCos; if not, write to the Free Software Foundation, Inc.,
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
//
// As a special exception, if other files instantiate templates or use macros
// or inline functions from this file, or you compile this file and link it
// with other works to produce a work based on this file, this file does not
// by itself cause the resulting work to be covered by the GNU General Public
// License. However the source code for this file must still be made available
// in accordance with section (3) of the GNU General Public License.
//
// This exception does not invalidate any other reasons why a work based on
// this file might be covered by the GNU General Public License.
//
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
// at http://sources.redhat.com/ecos/ecos-license/
// -------------------------------------------
//####ECOSGPLCOPYRIGHTEND####
//===========================================================================

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.