URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [powerpc/] [ts1000/] [v2_0/] [include/] [pkgconf/] [mlt_powerpc_ts1000_ram.ldi] - Rev 174
Compare with Previous | Blame | View Log
// eCos memory layout - Thu May 30 10:27:39 2002// This is a generated file - do not edit#include <cyg/infra/cyg_type.inc>MEMORY{ram : ORIGIN = 0, LENGTH = 0x1000000}SECTIONS{SECTIONS_BEGINCYG_LABEL_DEFN(__reserved_vectors) = 0; . = CYG_LABEL_DEFN(__reserved_vectors) + 0x3000;CYG_LABEL_DEFN(__reserved_vsr_table) = ALIGN (0x10); . = CYG_LABEL_DEFN(__reserved_vsr_table) + 0x200;CYG_LABEL_DEFN(__reserved_virtual_table) = ALIGN (0x10); . = CYG_LABEL_DEFN(__reserved_virtual_table) + 0x100;CYG_LABEL_DEFN(__reserved_for_rom) = ALIGN (0x10); . = CYG_LABEL_DEFN(__reserved_for_rom) + 0x3cd00;SECTION_vectors (ram, ALIGN (0x10), LMA_EQ_VMA)SECTION_text (ram, ALIGN (0x4), LMA_EQ_VMA)SECTION_fini (ram, ALIGN (0x4), LMA_EQ_VMA)SECTION_rodata1 (ram, ALIGN (0x8), LMA_EQ_VMA)SECTION_rodata (ram, ALIGN (0x8), LMA_EQ_VMA)SECTION_fixup (ram, ALIGN (0x4), LMA_EQ_VMA)SECTION_gcc_except_table (ram, ALIGN (0x1), LMA_EQ_VMA)SECTION_data (ram, ALIGN (0x8), LMA_EQ_VMA)SECTION_sbss (ram, ALIGN (0x4), LMA_EQ_VMA)SECTION_bss (ram, ALIGN (0x10), LMA_EQ_VMA)CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);SECTIONS_END}