Subversion Repositories openrisc

2003-10-09  Roland Cassebohm  <roland.cassebohm@visionsystems.de>

        * src/rtl8201.c: New file. Added RTL8201 PHY support.
        * cdl/ks32c5000_eth.cdl: CDL to allow configuration of the above.

2003-10-09  Roland Cassebohm  <roland.cassebohm@visionsystems.de> 
 
        * src/ks5000_ether.c: Set ifStats.description only one time while
        initialization, it will never change.
        Set ifStats.supports_dot3 to 1, to support snmp mib dot3.
        Set ifStats.snmp_chipset to be interpreted as "nullobjid" in the
        snmp dot3 agent. It is not a string it is an oid as byte array.
        The link status of the phy are read while initializion and in the
        command ETH_DRV_GET_IF_STATS to be up to date without phy interrupt
        support.
        Change firstTime in installInterrupts() to be static to be sure
        interrupts will only one time be installed.
 
2003-06-24  Jonathan Larmour  <jifl@eCosCentric.com>

        * src/ks5000_ether.c: Some tidies of the previous changes.
        * cdl/ks32c5000_eth.cdl: Clarify option description and rename
        CYGVAR_DEVS_ETH_ARM_KS32C5000_REDBOOT_HOLDS_ESA_ETH0 to
        CYGSEM_DEVS_ETH_ARM_KS32C5000_REDBOOT_HOLDS_ESA_ETH0.

2003-05-26  Chris Garry  <cgarry@sweeneydesign.co.uk>
        
        * cdl/ks32c5000_eth.cdl: Added support for MAC address to be used
        from RedBoot's FLASH configuration data.
        * src/ks5000_ether.c: Updated driver to work with LWIP stack as
        well as the BSD stack. Added support for MAC address to be used
        from RedBoot's FLASH configuration data.

2003-04-08  Michael Checky  <Michael_Checky@Thermoking.com>

        * cdl/ks32c5000_eth.cdl: CYGINT_DEVS_ETH_ARM_KS32C5000_PHY can now
        be zero or one to allow for no PHY station management control.
        * src/ks5000_ether.c: Changed '#if HavePHY' to
        '#if CYGINT_DEVS_ETH_ARM_KS32C5000_PHY'

2003-03-27  Jay Foster   <jay@systech.com>

        * src/ics1890.c: Added configurable PHY MII address.
        * src/lxt970.c: Added configurable PHY MII address.
        * src/lxt972.c: Added configurable PHY MII address.
        * cdl/ks32c5000_eth.cdl: CDL to allow configuration of the PHY
        MII address.  Documented support for ICS1893AF PHY.
        * src/ks5000_ether.c: Added configurable PHY MII address.
        Fixed local definition of eth_drv_init() macro (produces no code
        change).  Fixed strncpy()s for the ETH_DRV_GET_IF_STATS IOCTL to
        leave room for the NUL termination character and use parenthesis
        with the 'sizeof' operator.  Added ETH_DRV_SET_MAC_ADDRESS IOCTL
        support to allow setting the MAC (ESA) address from the application.
        Fixed to only attach the CYGNUM_HAL_INTERRUPT_EXT0 if the
        HavePHYinterrupt conditional is defined.  This prevents unhandled
        interrupts from getting through when HavePHYinterrupt is not defined.

2003-03-26  Chris Garry  <cgarry@sweeneydesign.co.uk>

        * cdl/ks32c5000_eth.cdl
        * src/ks5000_ether.c: Added CDL control for level of driver
        debug output.

2003-03-20  Chris Garry  <cgarry@sweeneydesign.co.uk>

        * src/ks5000_ether.c:
        Added volatile to *rxReadPointer, *txDonePointer and
        *txWritePointer's definitions.

2003-02-20  Chris Garry  <cgarry@sweeneydesign.co.uk>

        * src/ks5000_ether.c:
        Removed line setting up programmable I/O pins as debug outputs.

2002-11-05  Jonathan Larmour  <jifl@eCosCentric.com>

        * cdl/ks32c5000_eth.cdl: Ensure exactly 1 PHY enabled.

2002-11-05  Chris Garry  <cgarry@sweeneydesign.co.uk>

        * src/lxt972.c: New file. Added LXT972 PHY support.
        * cdl/ks32c5000_eth.cdl: CDL to allow configuration of the above.

        * src/ks5000_ether.c: (CYG_BYTEORDER == CYG_MSBFIRST) used to swap
        endian in BDMARxConfigVar declaration and txWritePointer transmit
        descriptor reserved fields setup.
        (ks32c5000_eth_poll): Added call to BDMA Rx isr routine.

2002-10-10  Andrew Lunn  <andrew.lunn@ascom.ch>

        * cdl/ks32c5000_eth.cdl
        * src/ks5000_ether.c (ks32c5000_eth_get_recv_buffer): Use the 
        cyg_crc32 function in the CRC package.

2002-07-10  Gary Thomas  <gary@chez-thomas.org>
2002-07-10  Simon Sudler <sudlersn@iis.fhg.de>

        * src/ks5000_ether.c: Fix problems with interrupt names (spelling).

2002-06-14  Gary Thomas  <gary@chez-thomas.org>

        * src/ks5000_ether.c: 
        Need to include <pkgconf/io_eth_drivers.h> for proper configuration
        of stand-alone (polled) vs. system (interrupt driven) mode.

2002-05-30  Jonathan Larmour  <jlarmour@redhat.com>

        * src/ks5000_ether.c (ks32c5000_eth_send): Conditionalize on
        CYGPKG_KERNEL for presence of thread delay function.
        (ks32c5000_eth_init): No need conditionalizing unmask on CYGPKG_NET.

//===========================================================================
// ####GPLCOPYRIGHTBEGIN####                                                
// -------------------------------------------                              
// This file is part of eCos, the Embedded Configurable Operating System.   
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
//
// This program is free software; you can redistribute it and/or modify     
// it under the terms of the GNU General Public License as published by     
// the Free Software Foundation; either version 2 or (at your option) any   
// later version.                                                           
//
// This program is distributed in the hope that it will be useful, but      
// WITHOUT ANY WARRANTY; without even the implied warranty of               
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU        
// General Public License for more details.                                 
//
// You should have received a copy of the GNU General Public License        
// along with this program; if not, write to the                            
// Free Software Foundation, Inc., 51 Franklin Street,                      
// Fifth Floor, Boston, MA  02110-1301, USA.                                
// -------------------------------------------                              
// ####GPLCOPYRIGHTEND####                                                  
//===========================================================================