URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [devs/] [watchdog/] [synth/] [current/] [src/] [synth_watchdog.cxx] - Rev 786
Compare with Previous | Blame | View Log
//========================================================================== // // synth_watchdog.cxx // // Watchdog driver for the synthetic target // //========================================================================== // ####ECOSGPLCOPYRIGHTBEGIN#### // ------------------------------------------- // This file is part of eCos, the Embedded Configurable Operating System. // Copyright (C) 2002, 2009 Free Software Foundation, Inc. // // eCos is free software; you can redistribute it and/or modify it under // the terms of the GNU General Public License as published by the Free // Software Foundation; either version 2 or (at your option) any later // version. // // eCos is distributed in the hope that it will be useful, but WITHOUT // ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or // FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License // for more details. // // You should have received a copy of the GNU General Public License // along with eCos; if not, write to the Free Software Foundation, Inc., // 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. // // As a special exception, if other files instantiate templates or use // macros or inline functions from this file, or you compile this file // and link it with other works to produce a work based on this file, // this file does not by itself cause the resulting work to be covered by // the GNU General Public License. However the source code for this file // must still be made available in accordance with section (3) of the GNU // General Public License v2. // // This exception does not invalidate any other reasons why a work based // on this file might be covered by the GNU General Public License. // ------------------------------------------- // ####ECOSGPLCOPYRIGHTEND#### //========================================================================== //#####DESCRIPTIONBEGIN#### // // Author(s): bartv // Contributors: bartv // Date: 2002-09-04 // //####DESCRIPTIONEND#### //========================================================================== #include <pkgconf/system.h> #include <pkgconf/devs_watchdog_synth.h> #ifdef CYGIMP_WATCHDOG_HARDWARE #include <cyg/hal/hal_arch.h> #include <cyg/infra/cyg_type.h> #include <cyg/infra/cyg_ass.h> #include <cyg/infra/diag.h> #include <cyg/hal/hal_io.h> // FIXME: right now the generic watchdog header depends on the // kernel. That should be fixed in the watchdog code, but will // affect some device drivers as well #include <pkgconf/kernel.h> #include <cyg/io/watchdog.hxx> // Protocol between host and target #define SYNTH_WATCHDOG_START 0x01 #define SYNTH_WATCHDOG_RESET 0x02 // The synthetic target's watchdog implementation involves interaction // with a watchdog.tcl script running in the I/O auxiliary. The device // is instantiated during system initialization via the generic // watchdog package's prioritized constructor. The main // Cyg_Watchdog::start() and reset() functions involve passing a // message to the host-side. // // There is an open issue re. resolution. Usually the hardware imposes // limits on what resolutions are valid, in fact there may be only one. // With the synthetic target it would be possible to configure the // desired resolution either on the target-side using a CDL option, or // on the host-side using the target definition file. The resolution // would have to be fairly coarse, probably at least 0.1 seconds, // to allow for communication overheads. It is not clear whether // target-side or host-side configuration is more appropriate, so for // now a fixed resolution of one second is used. // Id for communicating with the watchdog instance in the auxiliary static int aux_id = -1; // Hardware initialization. void Cyg_Watchdog::init_hw(void) { // SIGPWR is disabled by default. It has to be reenabled. struct cyg_hal_sys_sigset_t blocked; CYG_HAL_SYS_SIGEMPTYSET(&blocked); CYG_HAL_SYS_SIGADDSET(&blocked, CYG_HAL_SYS_SIGPWR); cyg_hal_sys_sigprocmask(CYG_HAL_SYS_SIG_UNBLOCK, &blocked, (cyg_hal_sys_sigset_t*) 0); resolution = 1000000000LL; if (synth_auxiliary_running) { aux_id = synth_auxiliary_instantiate("devs/watchdog/synth", SYNTH_MAKESTRING(CYGPKG_DEVS_WATCHDOG_SYNTH), "watchdog", (const char*) 0, (const char*) 0); } } void Cyg_Watchdog::start(void) { if (synth_auxiliary_running && (-1 != aux_id)) { synth_auxiliary_xchgmsg(aux_id, SYNTH_WATCHDOG_START, 0, 0, (const unsigned char*)0, 0, (int *) 0, (unsigned char*) 0, (int*) 0, 0); } } void Cyg_Watchdog::reset() { if (synth_auxiliary_running && (-1 != aux_id)) { synth_auxiliary_xchgmsg(aux_id, SYNTH_WATCHDOG_RESET, 0, 0, (const unsigned char*)0, 0, (int *) 0, (unsigned char*) 0, (int*) 0, 0); } } #endif // CYGIMP_WATCHDOG_HARDWARE