URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [at91/] [var/] [current/] [ChangeLog] - Rev 786
Compare with Previous | Blame | View Log
2010-12-17 John Dallaway <john@dallaway.org.uk>
* src/timer_tc.c: Implement a profiling timer on TC1.
* cdl/hal_arm_at91.cdl: Add CDL option to enable the profiling timer.
2010-05-27 ccoutand <ccoutand@stmi.com>
* include/var_io.h: Added ADC defines for AT91_M55800A CPU
2009-06-03 Oliver Munz <oli@snr.ch>
* Fix the a problem in the kernel delay_us, if the PIT is
initialised later then the period. If the PIT has a big
period (after reset) and has to be set to a lower period one has
to be sure that the counter is lower then the period value one
want to set...
2009-05-25 John Dallaway <john@dallaway.org.uk>
* include/var_io.h: Provide additional SPI status register defines as
reported by Peter Niebert. [ Bugzilla 1000781 ]
2009-05-20 Vibi Sreenivasan <vibi_sreenivasan@cms.com>
* include/var_io.h (HAL_ARM_AT91_GPIO_MULTIDRAIN): Add a macro to
enable/disable multidrain on a GPIO pin.
2008-11-03 Gabor Toeroek <tgabor84@gmail.com>
* include/var_io.h: Added defines for AT91SAM7SE.
2008-10-19 Igor B. Poretsky <poretsky@mlbox.ru>
* include/var_io.h Fixed various typos.
2008-09-02 John Eigelaar: <jeigelaar@mweb.co.za>
* include/var_io.h: Added support for a second flash controller.
Fixed some cut and paste gremlins in the SSC definitions.
Changed decimal definitions in TWI that could have been confused with
octal definitions.
Added ADC definitions for the TRGEN bit and the PDC control bits.
2008-07-12 Andrew Lunn <andrew.lunn@ascom.ch>
* src/hal_diag_dcc.{ch}
* src/hal_diag.c
* src/hal_diag_dbg.c
* cdl/hal_arm_at91.cdl: Add support for DCC, ie the Debug
Communications Channel, which is part of JTAG core of AT91 and
most ARM processors. JTAG devices often make this available via a
TCP port which can be accessed via telnet. NOTE: Only output to
DCC has been tested via diag_printf. Code exists for input, but it
has not been tested.
2007-03-05 Andrew Lunn <andrew.lunn@ascom.ch>
* include/var_io.h: Fix a few typos pointed out by
Igor B. Poretsky.
2007-02-13 John Eigelaar <jeigelaar@mweb.co.za>
* include/var_io.h: Fixed up the EMAC definitions to work
with the brand new EMAC driver
2007-02-01 Andrew Lunn <andrew.lunn@ascom.ch>
* include/var_io.h: Added PWM registers.
2007-01-25 Andrew Lunn <andrew.lunn@ascom.ch>
* include/var_io.h (AT91_PITC_VALUE_MASK): New - mask to access
the PITC value which is a 20 bit number.
* src/timer_pit.c: Change all hard coded mask for the period,
some of which were wrong, to use AT91_PITC_VALUE_MASK.
When initializing the PIT, remember to decrement the period first.
Bugs found by Jim Seymour.
2006-09-08 John Eigelaar <jeigelaar@mweb.co.za>
* include/var_io.h: Added definition for SPI MODFDIS bit
2006-08-31 Oyvind Harboe <oyvind.harboe@zylin.com>
* src/at91_misc.c: Now also resets external circuitry via
AT91_WD_OMR_EXTEN
2006-06-01 John Eigelaar <jeigelaar@mweb.co.za>
* include/var_io.h: Added SPI PDC register definitions
2006-05-20 John Eigelaar <jeigelaar@mweb.co.za>
* include/var_io.h: AT91SAM7X pin definitions
* include/hal_platform_int.h: AT91SAM7X interrupts
* include/plf_io.h: AT91SAM7X device addresses.
2006-05-20 Andrew Lunn <andrew.lunn@ascom.ch>
* cdl/hal_arm_at91sam7s.cdl: Rename to AT91SAM7 and add support
for AT91SAM7X, based on code from John Eigelaar.
* include/var_io.h: add CAN, TWI and ADC registers.
2006-05-17 Andrew Lunn <andrew.lunn@ascom.ch>
* include/var_io.h: Add macros to manipulate the PIO controllers.
2006-05-10 Andrew Lunn <andrew.lunn@ascom.ch>
* include/var_io.h: Added the Ethernet MAC registers.
2006-04-26 John Eigelaar <jeigelaar@mweb.co.za>
* include/var_io.h: Fix typo's in the USB register definitions
and add definitions for the S2C controller.
2006-03-10 Oliver Munz <munz@speag.ch>
* src/timer_pit.c: fix hal_delay_us(). hal_clock_read for
initializing the PIT if needed. Change hal_clock_reset() to allow
setting of a new period. This is required when the timer is
started by hal_delay_us() or hal_clock_read() before
hal_clock_initialize().
2006-03-23 Andrew Lunn <andrew.lunn@ascom.ch>
* src/timer_pit.c (hal_delay_us): Start the PIT if it is not
running when hal_delay_us is called. This happens when the kernel
is not used. Problem found by Oliver Munz.
2006-03-10 Oliver Munz <munz@speag.ch>
* src/hal_diag.c (cyg_hal_plf_serial_isr): Change the #ifdefs to
cleanly match the CDL.
2006-02-28 Andrew Lunn <andrew.lunn@ascom.ch>
Oliver Munz <munz@speag.ch>
* include/var_io.h (AT91_US_PTCR_RXTDIS): Add bit fields for the
USART DMA control register.
2006-02-25 Andrew Lunn <andrew.lunn@ascom.ch>
* include/var_io.h: Added the USB device registers.
2006-02-19 Andrew Lunn <andrew.lunn@ascom.ch>
Oliver Munz <munz@speag.ch>
* cdl/hal_arm_at9a.cdl: Add the AT91SAM7S variant and control
for new timer and debug usart code.
* include/var_io.h: Register definitions for AT91SAM7S
* include/var_arch.h: Idle action for AT91SAM7S
* src/at91_misc.c (hal_hardware_init): Call HAL_PLF_HARDWARE_INIT
for any platform specific initialization
* src/at91_misc.c (hal_at91_reset_cpu): Use the reset controller
if it exists.
* src/at91_misc.c (hal_IRQ_handler): Decode interrupts from
the system controller if it exists.
* src/timer_tc.c (NEW) eCos timer using the Timer Counter
* src/timer_pit.c (NEW) eCos timer using Periodic Interval Timer
* src/hal_diag_dbg.c (NEW) Debug output via debug UART.
* src/hal_diag.h: Indicate hal_at91_reset_cpu() is a C function
otherwise we have problems with the watchdog driver which is C++.
2005-05-30 Ezequiel Conde <ezeq@cc.isel.ipl.pt>
* src/at91_misc.c ( hal_delay_us ): Clear status before running
delay
2004-11-12 Jani Monoses <jani@iv.ro>
* include/var_io.h: Added defines for some missing UART bits,
corrected a few timer capture mode register bits.
2004-11-12 Andrew Lunn <andrew.lunn@ascom.ch>
* src/hal_diag.c: Only support the third serial port if we have
the defines needed. Not all HAL do have.
2004-11-11 Sebastian Block <SebastianBlock@gmx.net>
* src/hal_diag.c: Added support for the third serial port
2004-10-06 Andrea Michelotti <amichelotti@atmel.com>
* include/var_io.h: protected PDC/SPI DMA registers from redefinition.
The HAL may of already defined them.
2004-10-05 Savin Zlobec <savin@elatec.si>
* include/var_io.h: Added definitions for AT91M55800A SPI and PIO
pins.
2004-09-17 Andrea Michelotti <amichelotti@atmel.com>
* cdl/hal_arm_at91.cdl:
* src/at91_misc.c:
* include/var_io.h:
* include/var_arch.h: added jtst target
2004-09-16 Andrea Michelotti <amichelotti@atmel.com>
* cdl/hal_arm_at91.cdl:
* src/at91_misc.c:
* include/var_io.h: Support FIQ as a high priority interrupt using
the normal mechanism. This is controlled by the CDL option
CYGHWR_HAL_ARM_AT91_FIQ and uses the interrupt number
CYGHWR_HAL_ARM_AT91_FIQ which is common to all platforms using
this HAL variant.
2004-08-30 Thomas Koeller <thomas.koeller@baslerweb.com>
* cdl/hal_arm_at91.cdl: Reversed change of 2004-02-12 that move
seemingly 'common' options from the platform to the variant. This
was breaking some platform HALs.
2004-08-12 Jani Monoses <jani@iv.ro>
* src/at91_misc.c: Mask all interrupts before calling
hal_if_init() not after, so if it creates interrupts
they do not get disabled.
2004-05-24 Gratian Crisan <nelu@iv.ro>
* include/var_io.h: Added waveform mode definitions for
timer/counter.
* cdl/hal_arm_at91.cdl (CYGBLD_GLOBAL_CFLAGS): Honour CYGHWR_THUMB
and CYGBLD_ARM_ENABLE_THUMB_INTERWORK.
* cdl/hal_arm_at91.cdl (CYGBLD_GLOBAL_LDFLAGS): Ditto.
* cdl/hal_arm_at91.cdl: Define CYGNUM_HAL_ARM_AT91_CLOCK_SPEED with
a default_value so it can be overridden in the platform HAL.
* src/hal_diag.c (cyg_hal_plf_serial_control): Properly terminate
variable argument processing.
* include/hal_diag.h: prototype for hal_at91_set_leds() to avoid
compiler warning.
2004-02-12 Jani Monoses <jani@iv.ro>
* cdl/hal_arm_at91.cdl: Put configuration options common to all
variants here. Replace
CYGNUM_HAL_VIRTUAL_VECTOR_CHANNELS_DEFAULT_BAUD with the two
separate options for console and debug channels as used by most
HALs.
* src/hal_diag.c: Implement
CYGINT_HAL_VIRTUAL_VECTOR_COMM_BAUD_SUPPORT so baudrate is
changeable from RedBoot.
2003-12-05 Andrew Lunn <andrew.lunn@ascom.ch>
* include/hal_diag.h: hal_delay_us() is a C function.
2003-12-02 Thomas Koeller <thomas.koeller@baslerweb.com>
* include/var_io.h: Improved accuracy for baud rate divider
computation.
2003-10-23 Thomas Koeller <thomas.koeller@baslerweb.com>
* src/at91_misc.c: Fixed recognition of spurious
interrupts.
2003-08-21 Thomas Koeller <thomas.koeller@baslerweb.com>
* include/var_io.h:
Fixed minor typo.
* include/var_io.h: Fix typos (duplicates) from last change.
2003-08-18 Thomas Koeller <thomas.koeller@baslerweb.com>
* include/var_io.h:
Added bitmask definitions for PIO.
* src/at91_misc.c (hal_clock_reset):
Don't acknowledge interrupt here (this is handled
in Cyg_RealTimeClock::isr).
2003-07-18 Nick Garnett <nickg@balti.calivar.com>
* cdl/hal_arm_at91.cdl:
Changed values for CYGNUM_HAL_RTC_NUMERATOR,
CYGNUM_HAL_RTC_DENOMINATOR and CYGNUM_HAL_RTC_PERIOD to
"default_value" from "calculated". This makes it easier
to change these values globally.
* src/at91_misc.c (hal_interrupt_set_level): Fix assert condition;
AT91 interrupt priority levels are between 0 and 7.
2003-06-24 Jonathan Larmour <jifl@eCosCentric.com>
* include/var_io.h: Remove not seemingly useful AT91_PMC_SCER_CPU.
* cdl/hal_arm_at91.cdl: We have a var_arch.h so define
CYGBLD_HAL_ARM_VAR_ARCH_H.
* include/var_arch.h: New file containing
overrides for hal_arch.h.
(HAL_IDLE_THREAD_ACTION): override here by defining power saving modes
for idle actions.
* src/at91_misc.c (hal_hardware_init): Make sure the AIC internal
priority level stack is flushed.
(hal_IRQ_handler): Calculate active interrupt by dummy read from
the IVR, which has the side-effect of updating ISR with the
current interrupt source number.
(hal_interrupt_acknowledge): Write to ICCR is not needed, as
interrupt deassertion is taken care of by read of IVR in
hal_IRQ_handler.
* include/var_io.h: Add missing USART register defines.
Fix cut'n'paste typos in AT91_PS defines.
* include/var_io.h: Add missing PIO register defines. Add
CPU clock disable command bit.
2003-05-15 Thomas Koeller <thomas.koeller@baslerweb.com>
* include/hal_diag.h:
* src/at91_misc.c: Added function to generate a hardware reset
using the watchdog.
2003-05-15 Nick Garnett <nickg@balti.calivar.com>
* src/at91_misc.c (hal_delay_us): Added calculation to better
approximate the number of timer ticks for a given number of
microseconds. This code also now adjust to the actual CPU clock
speed on different platforms.
2003-05-12 Nick Garnett <nickg@balti.calivar.com>
* src/at91_misc.c: Change definition of hal_IRQ_handler() to be
variant-indepenendent, and to use HAL_LSBIT_INDEX() rather than an
explicit scan of the ipr bits. Tidied up file a little to make
more readable.
* include/var_io.h: Reorganized to allow platform HALs to define
base addresses of on-chip devices if they differ from the defaults
defined here. Added variant definitions of Power Management
devices for different parts.
* cdl/hal_arm_at91.cdl: Calculate CYGNUM_HAL_RTC_PERIOD from
CYGNUM_HAL_ARM_AT91_CLOCK_SPEED, which is defined by the platform.
Added CYGHWR_HAL_ARM_AT91 to define the specific Atmel AT91 part
being supported. This must be defined by the platform HAL.
Added define_proc to generate CYGBLD_HAL_ARM_VAR_IO_H.
* src/hal_diag.c (hal_diag_led): Now calls hal_at91_set_leds().
2002-07-14 Tim Drury <tdrury@siliconmotorsports.com>
* cdl/hal_arm_at91.cdl: moved clock speed parameter to platform specific cdl
* include/var_io.h: added PIO_PDSR register
* src/hal_diag.c: added hal_diag_led()
2002-05-28 Thomas Koeller <Thomas.Koeller@baslerweb.com>
* include/plf_io.h: Add watchdog definitions.
2002-05-08 Gary Thomas <gthomas@redhat.com>
* misc/redboot_ROMRAM.ecm:
* misc/redboot_ROM.ecm: Disable 'fconfig' since the FLASH is too small.
2001-08-17 George Hampton <george.hampton@intel.com>
2001-08-17 Gary Thomas <gthomas@redhat.com>
* include/hal_platform_ints.h (CYGNUM_HAL_ISR_COUNT): PR 22864
Don't adjust by "min" value if not doing translations.
2001-07-26 Gary Thomas <gthomas@redhat.com>
* src/at91_misc.c (hal_clock_initialize):
* cdl/hal_arm_at91.cdl: Increase system clock (RTC) to run at 1MHz for
better timing resolution. CAUTION! this means that the system clock tick
can never be more than 64ms.
2001-07-23 Gary Thomas <gthomas@redhat.com>
* include/pkgconf/mlt_arm_at91_eb40_romram.mlt:
* include/pkgconf/mlt_arm_at91_eb40_romram.ldi:
* include/pkgconf/mlt_arm_at91_eb40_romram.h:
* include/pkgconf/mlt_arm_at91_eb40_ram.mlt:
* include/pkgconf/mlt_arm_at91_eb40_ram.ldi:
* include/pkgconf/mlt_arm_at91_eb40_ram.h:
* cdl/hal_arm_at91.cdl: Fix MLT files (names, layout).
2001-07-20 Gary Thomas <gthomas@redhat.com>
* include/plf_io.h: Add UART interrupt definitions.
* src/hal_diag.c (cyg_hal_plf_serial_control): Enable ^C support.
* src/at91_misc.c (hal_clock_initialize): Add clock/rtc implementation.
* include/pkgconf/mlt_arm_at91_eb40_romram.ldi:
Replace missing 'fixed vectors'.
2001-07-19 Gary Thomas <gthomas@redhat.com>
* misc/redboot_ROMRAM.ecm: New exported config.
* include/pkgconf/mlt_arm_at91_eb40_romram.ldi:
* include/pkgconf/mlt_arm_at91_eb40_ram.mlt:
* include/pkgconf/mlt_arm_at91_eb40_ram.ldi:
* include/hal_platform_setup.h: Fix ROMRAM startup mode. Note: I
can't get the onboard SRAM at 0x00100000 to work, so for now, this
will just have to go in low external RAM. Thus the change for the
RAM base address in startup=RAM mode.
* src/hal_diag.c (cyg_hal_plf_serial_getc_timeout): Remove debug code.
* src/at91_misc.c (set_leds): LEDs are on D4/D2/D1.
* misc/redboot_ROM.ecm:
* misc/redboot_RAM.ecm: Exported configurations.
* include/pkgconf/mlt_arm_at91_eb40_romram.mlt:
* include/pkgconf/mlt_arm_at91_eb40_romram.ldi:
* include/pkgconf/mlt_arm_at91_eb40_romram.h: New startup type.
* include/pkgconf/mlt_arm_at91_eb40_rom.h: Fix heap layout.
* include/pkgconf/mlt_arm_at91_eb40_ram.mlt:
* include/pkgconf/mlt_arm_at91_eb40_ram.ldi:
* include/pkgconf/mlt_arm_at91_eb40_ram.h:
Fix heap layout. Move RAM load address to leave room for RedBoot/GDB.
* include/plf_io.h: Add definitions for PIO, EBI and PS.
* include/hal_platform_setup.h: ROM startup mode now works.
First attempt at ROMRAM startup - not yet working.
* cdl/hal_arm_at91.cdl: Add ROMRAM startup mode.
2001-07-18 Gary Thomas <gthomas@redhat.com>
* src/hal_diag.c: More complete initialization.
* src/at91_misc.c: Support interrupt controller, delay_us().
* include/plf_io.h: Add interrupt controller, timer definitions.
* cdl/hal_arm_at91.cdl: Fix clock speed, number I/O channels.
2001-07-16 Gary Thomas <gthomas@redhat.com>
* src/hal_diag.c:
* src/at91_misc.c:
* include/pkgconf/mlt_arm_at91_eb40_rom.mlt:
* include/pkgconf/mlt_arm_at91_eb40_rom.ldi:
* include/pkgconf/mlt_arm_at91_eb40_rom.h:
* include/pkgconf/mlt_arm_at91_eb40_ram.mlt:
* include/pkgconf/mlt_arm_at91_eb40_ram.ldi:
* include/pkgconf/mlt_arm_at91_eb40_ram.h:
* include/plf_stub.h:
* include/plf_io.h:
* include/hal_platform_setup.h:
* include/hal_platform_ints.h:
* include/hal_diag.h:
* include/hal_cache.h:
* cdl/hal_arm_at91.cdl: New port - cloned from E7T.
//===========================================================================
// ####GPLCOPYRIGHTBEGIN####
// -------------------------------------------
// This file is part of eCos, the Embedded Configurable Operating System.
// Copyright (C) 1998, 1999, 2000, 2001, 2002, 2009, 2010 Free Software Foundation, Inc.
//
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; either version 2 or (at your option) any
// later version.
//
// This program is distributed in the hope that it will be useful, but
// WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
// General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the
// Free Software Foundation, Inc., 51 Franklin Street,
// Fifth Floor, Boston, MA 02110-1301, USA.
// -------------------------------------------
// ####GPLCOPYRIGHTEND####
//===========================================================================