URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [sa11x0/] [nano/] [current/] [include/] [pkgconf/] [mlt_arm_sa11x0_nano_ram.ldi] - Rev 786
Compare with Previous | Blame | View Log
// eCos memory layout - Fri Oct 20 05:56:24 2000// This is a generated file - do not edit#include <cyg/infra/cyg_type.inc>MEMORY{ram : ORIGIN = 0, LENGTH = 0xf00000fixed : ORIGIN = 0xfa00000, LENGTH = 0x100000}SECTIONS{SECTIONS_BEGINSECTION_fixed_vectors (ram, 0x20, LMA_EQ_VMA)SECTION_rom_vectors (ram, 0x20000, LMA_EQ_VMA)SECTION_text (ram, ALIGN (0x4), LMA_EQ_VMA)SECTION_fini (ram, ALIGN (0x4), LMA_EQ_VMA)SECTION_rodata (ram, ALIGN (0x4), LMA_EQ_VMA)SECTION_rodata1 (ram, ALIGN (0x4), LMA_EQ_VMA)SECTION_fixup (ram, ALIGN (0x4), LMA_EQ_VMA)SECTION_gcc_except_table (ram, ALIGN (0x4), LMA_EQ_VMA)SECTION_data (ram, ALIGN (0x4), LMA_EQ_VMA)SECTION_bss (ram, ALIGN (0x4), LMA_EQ_VMA)CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);CYG_LABEL_DEFN(__pci_window) = 0xfa00000; . = CYG_LABEL_DEFN(__pci_window) + 0x100000;SECTIONS_END}