URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [openrisc/] [orpsoc/] [current/] [include/] [pkgconf/] [mlt_openrisc_orpsoc_rom.h] - Rev 791
Compare with Previous | Blame | View Log
// eCos memory layout #ifndef __ASSEMBLER__ #include <cyg/infra/cyg_type.h> #include <stddef.h> #endif #define CYGMEM_REGION_ram (0) #define CYGMEM_REGION_ram_SIZE (CYGHWR_RAM_SIZE) #define CYGMEM_REGION_ram_ATTR (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W) #define CYGMEM_REGION_rom (0xf0000000) #define CYGMEM_REGION_rom_SIZE (CYGHWR_ROM_SIZE) #define CYGMEM_REGION_rom_ATTR (CYGMEM_REGION_ATTR_R) #if 0 #ifndef __ASSEMBLER__ extern char CYG_LABEL_NAME (__reserved_vectors) []; #endif #define CYGMEM_SECTION_reserved_vectors (CYG_LABEL_NAME (__reserved_vectors)) #define CYGMEM_SECTION_reserved_vectors_SIZE (0x3000) #ifndef __ASSEMBLER__ extern char CYG_LABEL_NAME (__reserved_vsr_table) []; #endif #define CYGMEM_SECTION_reserved_vsr_table (CYG_LABEL_NAME (__reserved_vsr_table)) #define CYGMEM_SECTION_reserved_vsr_table_SIZE (0x200) #ifndef __ASSEMBLER__ extern char CYG_LABEL_NAME (__reserved_virtual_table) []; #endif #define CYGMEM_SECTION_reserved_virtual_table (CYG_LABEL_NAME (__reserved_virtual_table)) #define CYGMEM_SECTION_reserved_virtual_table_SIZE (0x100) #endif #ifndef __ASSEMBLER__ extern char CYG_LABEL_NAME (__heap1) []; #endif #define CYGMEM_SECTION_heap1 (CYG_LABEL_NAME (__heap1)) #define CYGMEM_SECTION_heap1_SIZE (CYGMEM_REGION_ram_SIZE - (size_t) CYG_LABEL_NAME (__heap1))