OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [sh/] [sh2/] [current/] [include/] [sh2_scif.h] - Rev 786

Compare with Previous | Blame | View Log

//=============================================================================
//
//      sh2_scif.h
//
//      Simple driver for the SH2 Serial Communication Interface with FIFO
//
//=============================================================================
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
// -------------------------------------------                              
// This file is part of eCos, the Embedded Configurable Operating System.   
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
//
// eCos is free software; you can redistribute it and/or modify it under    
// the terms of the GNU General Public License as published by the Free     
// Software Foundation; either version 2 or (at your option) any later      
// version.                                                                 
//
// eCos is distributed in the hope that it will be useful, but WITHOUT      
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
// for more details.                                                        
//
// You should have received a copy of the GNU General Public License        
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
//
// As a special exception, if other files instantiate templates or use      
// macros or inline functions from this file, or you compile this file      
// and link it with other works to produce a work based on this file,       
// this file does not by itself cause the resulting work to be covered by   
// the GNU General Public License. However the source code for this file    
// must still be made available in accordance with section (3) of the GNU   
// General Public License v2.                                               
//
// This exception does not invalidate any other reasons why a work based    
// on this file might be covered by the GNU General Public License.         
// -------------------------------------------                              
// ####ECOSGPLCOPYRIGHTEND####                                              
//=============================================================================
//#####DESCRIPTIONBEGIN####
//
// Author(s):   jskov
// Contributors:jskov
// Date:        2000-03-30
// Description: Simple driver for the SH Serial Communication Interface
//              Clients of this file can configure the behavior with:
//              CYGNUM_SCIF_PORTS: number of SCI ports
//
//####DESCRIPTIONEND####
//
//=============================================================================
 
#include <pkgconf/hal.h>
 
#ifdef CYGNUM_HAL_SH_SH2_SCIF_PORTS
 
//--------------------------------------------------------------------------
// Exported functions
 
externC cyg_uint8 cyg_hal_plf_scif_getc(void* __ch_data);
externC void cyg_hal_plf_scif_putc(void* __ch_data, cyg_uint8 c);
void cyg_hal_plf_scif_init(int scif_index, int comm_index, 
                           int rcv_vect, cyg_uint8* base, bool irda_mode);
 
 
#ifdef CYGHWR_HAL_SH_SH2_SCIF_ASYNC_RXTX
externC void cyg_hal_plf_scif_sync_rxtx(int scif_index, bool async_rxtx_mode);
#endif
 
#ifdef CYGPRI_HAL_SH_SH2_SCIF_PRIVATE
 
//--------------------------------------------------------------------------
// SCIF register offsets
#define _REG_SCSMR  0x00
#define _REG_SCBRR  0x02
#define _REG_SCSCR  0x04
#define _REG_SCFTDR 0x06
#define _REG_SC1SSR 0x08
#define _REG_SCSSR  _REG_SC1SSR
#define _REG_SC2SSR 0x0a
#define _REG_SCFRDR 0x0c
#define _REG_SCFCR  0x0e
#define _REG_SCFDR  0x10
#define _REG_SCFER  0x12
#define _REG_SCIMR  0x14
 
//--------------------------------------------------------------------------
 
typedef struct {
    cyg_uint8* base;
    cyg_int32 msec_timeout;
    int isr_vector;
    bool irda_mode;
#ifdef CYGHWR_HAL_SH_SH2_SCIF_ASYNC_RXTX
    bool async_rxtx_mode;
#endif
} channel_data_t;
 
//--------------------------------------------------------------------------
 
#endif // CYGPRI_HAL_SH_SH2_SCIF_PRIVATE
 
#endif // CYGNUM_HAL_SH_SH2_SCIF_PORTS
//-----------------------------------------------------------------------------
// end of sh2_scif.h
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.