URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [sh/] [sh4/] [current/] [include/] [mod_regs_pfc.h] - Rev 832
Go to most recent revision | Compare with Previous | Blame | View Log
//============================================================================= // // mod_regs_pfc.h // // PFC (pin function controller) Module register definitions // //============================================================================= // ####ECOSGPLCOPYRIGHTBEGIN#### // ------------------------------------------- // This file is part of eCos, the Embedded Configurable Operating System. // Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc. // // eCos is free software; you can redistribute it and/or modify it under // the terms of the GNU General Public License as published by the Free // Software Foundation; either version 2 or (at your option) any later // version. // // eCos is distributed in the hope that it will be useful, but WITHOUT // ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or // FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License // for more details. // // You should have received a copy of the GNU General Public License // along with eCos; if not, write to the Free Software Foundation, Inc., // 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. // // As a special exception, if other files instantiate templates or use // macros or inline functions from this file, or you compile this file // and link it with other works to produce a work based on this file, // this file does not by itself cause the resulting work to be covered by // the GNU General Public License. However the source code for this file // must still be made available in accordance with section (3) of the GNU // General Public License v2. // // This exception does not invalidate any other reasons why a work based // on this file might be covered by the GNU General Public License. // ------------------------------------------- // ####ECOSGPLCOPYRIGHTEND#### //============================================================================= //#####DESCRIPTIONBEGIN#### // // Author(s): jskov // Contributors:jskov // Date: 2000-10-30 // //####DESCRIPTIONEND#### // //============================================================================= #define CYGARC_REG_PACR 0xa4000100 // port A control #define CYGARC_REG_PBCR 0xa4000102 // port B control #define CYGARC_REG_PCCR 0xa4000104 // port C control #define CYGARC_REG_PDCR 0xa4000106 // port D control #define CYGARC_REG_PECR 0xa4000108 // port E control #define CYGARC_REG_PFCR 0xa400010a // port F control #define CYGARC_REG_PGCR 0xa400010c // port G control #define CYGARC_REG_PHCR 0xa400010e // port H control #define CYGARC_REG_PJCR 0xa4000110 // port J control #define CYGARC_REG_PKCR 0xa4000112 // port K control #define CYGARC_REG_PLCR 0xa4000114 // port L control #define CYGARC_REG_SCPCR 0xa4000116 // SC port control #define CYGARC_REG_PADR 0xa4000120 // port A data #define CYGARC_REG_PBDR 0xa4000122 // port B data #define CYGARC_REG_PCDR 0xa4000124 // port C data #define CYGARC_REG_PDDR 0xa4000126 // port D data #define CYGARC_REG_PEDR 0xa4000128 // port E data #define CYGARC_REG_PFDR 0xa400012a // port F data #define CYGARC_REG_PGDR 0xa400012c // port G data #define CYGARC_REG_PHDR 0xa400012e // port H data #define CYGARC_REG_PJDR 0xa4000130 // port J data #define CYGARC_REG_PKDR 0xa4000132 // port K data #define CYGARC_REG_PLDR 0xa4000134 // port L data #define CYGARC_REG_SCPDR 0xa4000136 // SC port data // Port C #define CYGARC_REG_PCCR_PC7_MASK 0xc000 #define CYGARC_REG_PCCR_PC7_shift 14 #define CYGARC_REG_PCCR_PC6_MASK 0x3000 #define CYGARC_REG_PCCR_PC6_shift 12 #define CYGARC_REG_PCCR_PC5_MASK 0x0c00 #define CYGARC_REG_PCCR_PC5_shift 10 #define CYGARC_REG_PCCR_PC4_MASK 0x0300 #define CYGARC_REG_PCCR_PC4_shift 8 #define CYGARC_REG_PCCR_PC3_MASK 0x00c0 #define CYGARC_REG_PCCR_PC3_shift 6 #define CYGARC_REG_PCCR_PC2_MASK 0x0030 #define CYGARC_REG_PCCR_PC2_shift 4 #define CYGARC_REG_PCCR_PC1_MASK 0x000c #define CYGARC_REG_PCCR_PC1_shift 2 #define CYGARC_REG_PCCR_PC0_MASK 0x0003 #define CYGARC_REG_PCCR_PC0_shift 0 #define CYGARC_REG_PCCR_MD_OTHER 0x0 #define CYGARC_REG_PCCR_MD_OUT 0x1 #define CYGARC_REG_PCCR_MD_IN_ON 0x2 #define CYGARC_REG_PCCR_MD_IN_OFF 0x3 #define CYGARC_REG_PCDR_PC7DT 0x80 #define CYGARC_REG_PCDR_PC6DT 0x40 #define CYGARC_REG_PCDR_PC5DT 0x20 #define CYGARC_REG_PCDR_PC4DT 0x10 #define CYGARC_REG_PCDR_PC3DT 0x08 #define CYGARC_REG_PCDR_PC2DT 0x04 #define CYGARC_REG_PCDR_PC1DT 0x02 #define CYGARC_REG_PCDR_PC0DT 0x01
Go to most recent revision | Compare with Previous | Blame | View Log