URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ARM7_AT91FR40008_GCC/] [atmel-ram.ld] - Rev 577
Compare with Previous | Blame | View Log
MEMORY{ram : ORIGIN = 0x00000000, LENGTH = 256K}__stack_end__ = 0x00000000 + 256K - 4;SECTIONS{. = 0;startup : { *(.startup)} >ramprog :{*(.text)*(.rodata)*(.rodata*)*(.glue_7)*(.glue_7t)} >ram__end_of_text__ = .;.data :{__data_beg__ = .;__data_beg_src__ = __end_of_text__;*(.data)__data_end__ = .;} >ram.bss :{__bss_beg__ = .;*(.bss)} >ram. = ALIGN(4);.eh_frame :{KEEP (*(.eh_frame))} > ram/* Align here to ensure that the .bss section occupies space up to_end. Align after .bss to ensure correct alignment even if the.bss section disappears because there are no input sections. */. = ALIGN(32 / 8);}. = ALIGN(32 / 8);_end = .;_bss_end__ = . ; __bss_end__ = . ; __end__ = . ;PROVIDE (end = .);
