OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ARM7_AT91SAM7S64_IAR/] [resource/] [SAM7.mac] - Rev 590

Go to most recent revision | Compare with Previous | Blame | View Log

// ---------------------------------------------------------
//   ATMEL Microcontroller Software Support  -  ROUSSET  -
// ---------------------------------------------------------
// The software is delivered "AS IS" without warranty or 
// condition of any  kind, either express, implied or 
// statutory. This includes without limitation any warranty 
// or condition with respect to merchantability or fitness 
// for any particular purpose, or against the infringements of
// intellectual property rights of others.
// ---------------------------------------------------------
//  File: SAM7.mac
//
//  User setup file for CSPY debugger to simulate interrupt
//  driven Fibonacchi data input. 
//  1.1 16/Jun/04 JPP    : Creation
//
//  $Revision: 2 $
//
// ---------------------------------------------------------

__var i;
__var pt;

execUserPreload()
{
//*  Set the RAM memory at 0x0020 0000 for code AT 0 flash area 
     CheckRemap();
//*  Get the Chip ID (AT91C_DBGU_C1R & AT91C_DBGU_C2R
    i=__readMemory32(0xFFFFF240,"Memory");
    __message " ---------------------------------------- Chip ID   0x",i:%X;  
    i=__readMemory32(0xFFFFF244,"Memory");
    __message " ---------------------------------------- Extention 0x",i:%X;  
//* Get the chip status

//* Init AIC
   AIC();
//*  Watchdog Disable
   Watchdog();

}


//-----------------------------------------------------------------------------
// Watchdog
//-------------------------------
// Normally, the Watchdog is enable at the reset for load it's preferable to
// Disable.
//-----------------------------------------------------------------------------
Watchdog()
{
//* Watchdog Disable
//      AT91C_BASE_WDTC->WDTC_WDMR= AT91C_SYSC_WDDIS;
   __writeMemory32(0x00008000,0xFFFFFD44,"Memory");
   __message "------------------------------- Watchdog Disable ----------------------------------------";  
}


//-----------------------------------------------------------------------------
// Check Remap
//-------------
//-----------------------------------------------------------------------------
CheckRemap()
{
//* Read the value at 0x0
    i=__readMemory32(0x00000000,"Memory");
    i=i+1;
    __writeMemory32(i,0x00,"Memory");
    pt=__readMemory32(0x00000000,"Memory");
    
 if (i == pt)  
 {
   __message "------------------------------- The Remap is done ----------------------------------------";  
//*   Toggel RESET The remap
    __writeMemory32(0x00000001,0xFFFFFF00,"Memory");
   
 } else {  
   __message "------------------------------- The Remap is NOT -----------------------------------------";  
 }

}


execUserSetup()
{
 ini();
     __message "-------------------------------Set PC ----------------------------------------";  
     __writeMemory32(0x00000000,0xB4,"Register");
}



//-----------------------------------------------------------------------------
// Reset the Interrupt Controller
//-------------------------------
// Normally, the code is executed only if a reset has been actually performed.
// So, the AIC initialization resumes at setting up the default vectors.
//-----------------------------------------------------------------------------
AIC()
{
// Mask All interrupt pAic->AIC_IDCR = 0xFFFFFFFF;
    __writeMemory32(0xFFFFFFFF,0xFFFFF124,"Memory");

    for (i=0;i < 8; i++)
    {
      // AT91C_BASE_AIC->AIC_EOICR
      pt =  __readMemory32(0xFFFFF130,"Memory");
    
    }
   __message "------------------------------- AIC INIT ---------------------------------------------";  
}

ini()
{
__writeMemory32(0x0,0x00,"Register");
__writeMemory32(0x0,0x04,"Register");
__writeMemory32(0x0,0x08,"Register");
__writeMemory32(0x0,0x0C,"Register");
__writeMemory32(0x0,0x10,"Register");
__writeMemory32(0x0,0x14,"Register");
__writeMemory32(0x0,0x18,"Register");
__writeMemory32(0x0,0x1C,"Register");
__writeMemory32(0x0,0x20,"Register");
__writeMemory32(0x0,0x24,"Register");
__writeMemory32(0x0,0x28,"Register");
__writeMemory32(0x0,0x2C,"Register");
__writeMemory32(0x0,0x30,"Register");
__writeMemory32(0x0,0x34,"Register");
__writeMemory32(0x0,0x38,"Register");

// Set CPSR
__writeMemory32(0x0D3,0x98,"Register");


}

RG()
{

i=__readMemory32(0x00,"Register");   __message "R00 0x",i:%X;  
i=__readMemory32(0x04,"Register");   __message "R01 0x",i:%X;  
i=__readMemory32(0x08,"Register");   __message "R02 0x",i:%X;  
i=__readMemory32(0x0C,"Register");   __message "R03 0x",i:%X;  
i=__readMemory32(0x10,"Register");   __message "R04 0x",i:%X;  
i=__readMemory32(0x14,"Register");   __message "R05 0x",i:%X;  
i=__readMemory32(0x18,"Register");   __message "R06 0x",i:%X;  
i=__readMemory32(0x1C,"Register");   __message "R07 0x",i:%X;  
i=__readMemory32(0x20,"Register");   __message "R08 0x",i:%X;  
i=__readMemory32(0x24,"Register");   __message "R09 0x",i:%X;  
i=__readMemory32(0x28,"Register");   __message "R10 0x",i:%X;  
i=__readMemory32(0x2C,"Register");   __message "R11 0x",i:%X;  
i=__readMemory32(0x30,"Register");   __message "R12 0x",i:%X;  
i=__readMemory32(0x34,"Register");   __message "R13 0x",i:%X;  
i=__readMemory32(0x38,"Register");   __message "R14 0x",i:%X;  
i=__readMemory32(0x3C,"Register");   __message "R13 SVC 0x",i:%X;  
i=__readMemory32(0x40,"Register");   __message "R14 SVC 0x",i:%X;  
i=__readMemory32(0x44,"Register");   __message "R13 ABT 0x",i:%X;  
i=__readMemory32(0x48,"Register");   __message "R14 ABT 0x",i:%X;  
i=__readMemory32(0x4C,"Register");   __message "R13 UND 0x",i:%X;  
i=__readMemory32(0x50,"Register");   __message "R14 UND 0x",i:%X;  
i=__readMemory32(0x54,"Register");   __message "R13 IRQ 0x",i:%X;  
i=__readMemory32(0x58,"Register");   __message "R14 IRQ 0x",i:%X;  
i=__readMemory32(0x5C,"Register");   __message "R08 FIQ 0x",i:%X;  
i=__readMemory32(0x60,"Register");   __message "R09 FIQ 0x",i:%X;  
i=__readMemory32(0x64,"Register");   __message "R10 FIQ 0x",i:%X;  
i=__readMemory32(0x68,"Register");   __message "R11 FIQ 0x",i:%X;  
i=__readMemory32(0x6C,"Register");   __message "R12 FIQ 0x",i:%X;  
i=__readMemory32(0x70,"Register");   __message "R13 FIQ 0x",i:%X;  
i=__readMemory32(0x74,"Register");   __message "R14 FIQ0x",i:%X; 
i=__readMemory32(0x98,"Register");   __message "CPSR     ",i:%X; 
i=__readMemory32(0x94,"Register");   __message "SPSR     ",i:%X; 
i=__readMemory32(0x9C,"Register");   __message "SPSR ABT ",i:%X; 
i=__readMemory32(0xA0,"Register");   __message "SPSR ABT ",i:%X; 
i=__readMemory32(0xA4,"Register");   __message "SPSR UND ",i:%X; 
i=__readMemory32(0xA8,"Register");   __message "SPSR IRQ ",i:%X; 
i=__readMemory32(0xAC,"Register");   __message "SPSR FIQ ",i:%X; 

i=__readMemory32(0xB4,"Register");   __message "PC 0x",i:%X;  

}

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.