URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [AVR32_UC3/] [DRIVERS/] [INTC/] [intc.h] - Rev 589
Compare with Previous | Blame | View Log
/*This file is prepared for Doxygen automatic documentation generation.*/ /*! \file ********************************************************************* * * \brief INTC driver for AVR32 UC3. * * AVR32 Interrupt Controller driver module. * * - Compiler: IAR EWAVR32 and GNU GCC for AVR32 * - Supported devices: All AVR32 devices with an INTC module can be used. * - AppNote: * * \author Atmel Corporation: http://www.atmel.com \n * Support and FAQ: http://support.atmel.no/ * ******************************************************************************/ /* Copyright (c) 2007, Atmel Corporation All rights reserved. * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions are met: * * 1. Redistributions of source code must retain the above copyright notice, * this list of conditions and the following disclaimer. * * 2. Redistributions in binary form must reproduce the above copyright notice, * this list of conditions and the following disclaimer in the documentation * and/or other materials provided with the distribution. * * 3. The name of ATMEL may not be used to endorse or promote products derived * from this software without specific prior written permission. * * THIS SOFTWARE IS PROVIDED BY ATMEL ``AS IS'' AND ANY EXPRESS OR IMPLIED * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY AND * SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */ #ifndef _INTC_H_ #define _INTC_H_ #include "compiler.h" //! Maximal number of interrupt request lines per group. #define AVR32_INTC_MAX_NUM_IRQS_PER_GRP 32 //! Number of interrupt priority levels. #define AVR32_INTC_NUM_INT_LEVELS (1 << AVR32_INTC_IPR0_INTLEV_SIZE) /*! \name Interrupt Priority Levels */ //! @{ #define INT0 0 //!< Lowest interrupt priority level. #define INT1 1 #define INT2 2 #define INT3 3 //!< Highest interrupt priority level. //! @} #ifdef __AVR32_ABI_COMPILER__ // Automatically defined when compiling for AVR32, not when assembling. //! Pointer to interrupt handler. #if __GNUC__ typedef void (*__int_handler)(void); #elif __ICCAVR32__ typedef void (__interrupt *__int_handler)(void); #endif /*! \brief Initializes the hardware interrupt controller driver. * * \note Taken and adapted from Newlib. */ extern void INTC_init_interrupts(void); /*! \brief Registers an interrupt handler. * * \param handler Interrupt handler to register. * \param irq IRQ of the interrupt handler to register. * \param int_lev Interrupt priority level to assign to the group of this IRQ. * * \warning The interrupt handler must manage the `rete' instruction, what can * be done thanks to pure assembly, inline assembly or the * `__attribute__((__interrupt__))' C function attribute. * * \warning If several interrupt handlers of a same group are registered with * different priority levels, only the latest priority level set will * be effective. * * \note Taken and adapted from Newlib. */ extern void INTC_register_interrupt(__int_handler handler, unsigned int irq, unsigned int int_lev); #endif // __AVR32_ABI_COMPILER__ #endif // _INTC_H_