URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [CORTEX_STM32F103_IAR/] [STM32F10xFWLib/] [inc/] [stm32f10x_adc.h] - Rev 610
Go to most recent revision | Compare with Previous | Blame | View Log
/******************** (C) COPYRIGHT 2007 STMicroelectronics ******************** * File Name : stm32f10x_adc.h * Author : MCD Application Team * Date First Issued : 09/29/2006 * Description : This file contains all the functions prototypes for the * ADC firmware library. ******************************************************************************** * History: * 04/02/2007: V0.2 * 02/05/2007: V0.1 * 09/29/2006: V0.01 ******************************************************************************** * THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. * AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, * INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE * CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING * INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. *******************************************************************************/ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F10x_ADC_H #define __STM32F10x_ADC_H /* Includes ------------------------------------------------------------------*/ #include "stm32f10x_map.h" /* Exported types ------------------------------------------------------------*/ /* ADC Init structure definition */ typedef struct { u32 ADC_Mode; FunctionalState ADC_ScanConvMode; FunctionalState ADC_ContinuousConvMode; u32 ADC_ExternalTrigConv; u32 ADC_DataAlign; u8 ADC_NbrOfChannel; }ADC_InitTypeDef; /* Exported constants --------------------------------------------------------*/ /* ADC dual mode -------------------------------------------------------------*/ #define ADC_Mode_Independent ((u32)0x00000000) #define ADC_Mode_RegInjecSimult ((u32)0x00010000) #define ADC_Mode_RegSimult_AlterTrig ((u32)0x00020000) #define ADC_Mode_InjecSimult_FastInterl ((u32)0x00030000) #define ADC_Mode_InjecSimult_SlowInterl ((u32)0x00040000) #define ADC_Mode_InjecSimult ((u32)0x00050000) #define ADC_Mode_RegSimult ((u32)0x00060000) #define ADC_Mode_FastInterl ((u32)0x00070000) #define ADC_Mode_SlowInterl ((u32)0x00080000) #define ADC_Mode_AlterTrig ((u32)0x00090000) #define IS_ADC_MODE(MODE) ((MODE == ADC_Mode_Independent) || \ (MODE == ADC_Mode_RegInjecSimult) || \ (MODE == ADC_Mode_RegSimult_AlterTrig) || \ (MODE == ADC_Mode_InjecSimult_FastInterl) || \ (MODE == ADC_Mode_InjecSimult_SlowInterl) || \ (MODE == ADC_Mode_InjecSimult) || \ (MODE == ADC_Mode_RegSimult) || \ (MODE == ADC_Mode_FastInterl) || \ (MODE == ADC_Mode_SlowInterl) || \ (MODE == ADC_Mode_AlterTrig)) /* ADC extrenal trigger sources for regular channels conversion --------------*/ #define ADC_ExternalTrigConv_T1_CC1 ((u32)0x00000000) #define ADC_ExternalTrigConv_T1_CC2 ((u32)0x00020000) #define ADC_ExternalTrigConv_T1_CC3 ((u32)0x00040000) #define ADC_ExternalTrigConv_T2_CC2 ((u32)0x00060000) #define ADC_ExternalTrigConv_T3_TRGO ((u32)0x00080000) #define ADC_ExternalTrigConv_T4_CC4 ((u32)0x000A0000) #define ADC_ExternalTrigConv_Ext_IT11 ((u32)0x000C0000) #define ADC_ExternalTrigConv_None ((u32)0x000E0000) #define IS_ADC_EXT_TRIG(TRIG1) ((TRIG1 == ADC_ExternalTrigConv_T1_CC1) || \ (TRIG1 == ADC_ExternalTrigConv_T1_CC2) || \ (TRIG1 == ADC_ExternalTrigConv_T1_CC3) || \ (TRIG1 == ADC_ExternalTrigConv_T2_CC2) || \ (TRIG1 == ADC_ExternalTrigConv_T3_TRGO) || \ (TRIG1 == ADC_ExternalTrigConv_T4_CC4) || \ (TRIG1 == ADC_ExternalTrigConv_Ext_IT11) || \ (TRIG1 == ADC_ExternalTrigConv_None)) /* ADC data align ------------------------------------------------------------*/ #define ADC_DataAlign_Right ((u32)0x00000000) #define ADC_DataAlign_Left ((u32)0x00000800) #define IS_ADC_DATA_ALIGN(ALIGN) ((ALIGN == ADC_DataAlign_Right) || \ (ALIGN == ADC_DataAlign_Left)) /* ADC channels --------------------------------------------------------------*/ #define ADC_Channel_0 ((u8)0x00) #define ADC_Channel_1 ((u8)0x01) #define ADC_Channel_2 ((u8)0x02) #define ADC_Channel_3 ((u8)0x03) #define ADC_Channel_4 ((u8)0x04) #define ADC_Channel_5 ((u8)0x05) #define ADC_Channel_6 ((u8)0x06) #define ADC_Channel_7 ((u8)0x07) #define ADC_Channel_8 ((u8)0x08) #define ADC_Channel_9 ((u8)0x09) #define ADC_Channel_10 ((u8)0x0A) #define ADC_Channel_11 ((u8)0x0B) #define ADC_Channel_12 ((u8)0x0C) #define ADC_Channel_13 ((u8)0x0D) #define ADC_Channel_14 ((u8)0x0E) #define ADC_Channel_15 ((u8)0x0F) #define ADC_Channel_16 ((u8)0x10) #define ADC_Channel_17 ((u8)0x11) #define IS_ADC_CHANNEL(CHANNEL) ((CHANNEL == ADC_Channel_0) || (CHANNEL == ADC_Channel_1) || \ (CHANNEL == ADC_Channel_2) || (CHANNEL == ADC_Channel_3) || \ (CHANNEL == ADC_Channel_4) || (CHANNEL == ADC_Channel_5) || \ (CHANNEL == ADC_Channel_6) || (CHANNEL == ADC_Channel_7) || \ (CHANNEL == ADC_Channel_8) || (CHANNEL == ADC_Channel_9) || \ (CHANNEL == ADC_Channel_10) || (CHANNEL == ADC_Channel_11) || \ (CHANNEL == ADC_Channel_12) || (CHANNEL == ADC_Channel_13) || \ (CHANNEL == ADC_Channel_14) || (CHANNEL == ADC_Channel_15) || \ (CHANNEL == ADC_Channel_16) || (CHANNEL == ADC_Channel_17)) /* ADC sampling times --------------------------------------------------------*/ #define ADC_SampleTime_1Cycles5 ((u8)0x00) #define ADC_SampleTime_7Cycles5 ((u8)0x01) #define ADC_SampleTime_13Cycles5 ((u8)0x02) #define ADC_SampleTime_28Cycles5 ((u8)0x03) #define ADC_SampleTime_41Cycles5 ((u8)0x04) #define ADC_SampleTime_55Cycles5 ((u8)0x05) #define ADC_SampleTime_71Cycles5 ((u8)0x06) #define ADC_SampleTime_239Cycles5 ((u8)0x07) #define IS_ADC_SAMPLE_TIME(TIME) ((TIME == ADC_SampleTime_1Cycles5) || \ (TIME == ADC_SampleTime_7Cycles5) || \ (TIME == ADC_SampleTime_13Cycles5) || \ (TIME == ADC_SampleTime_28Cycles5) || \ (TIME == ADC_SampleTime_41Cycles5) || \ (TIME == ADC_SampleTime_55Cycles5) || \ (TIME == ADC_SampleTime_71Cycles5) || \ (TIME == ADC_SampleTime_239Cycles5)) /* ADC extrenal trigger sources for injected channels conversion -------------*/ #define ADC_ExternalTrigInjecConv_T1_TRGO ((u32)0x00000000) #define ADC_ExternalTrigInjecConv_T1_CC4 ((u32)0x00001000) #define ADC_ExternalTrigInjecConv_T2_TRGO ((u32)0x00002000) #define ADC_ExternalTrigInjecConv_T2_CC1 ((u32)0x00003000) #define ADC_ExternalTrigInjecConv_T3_CC4 ((u32)0x00004000) #define ADC_ExternalTrigInjecConv_T4_TRGO ((u32)0x00005000) #define ADC_ExternalTrigInjecConv_Ext_IT15 ((u32)0x00006000) #define ADC_ExternalTrigInjecConv_None ((u32)0x00007000) #define IS_ADC_EXT_INJEC_TRIG(TRIG) ((TRIG == ADC_ExternalTrigInjecConv_T1_TRGO) || \ (TRIG == ADC_ExternalTrigInjecConv_T1_CC4) || \ (TRIG == ADC_ExternalTrigInjecConv_T2_TRGO) || \ (TRIG == ADC_ExternalTrigInjecConv_T2_CC1) || \ (TRIG == ADC_ExternalTrigInjecConv_T3_CC4) || \ (TRIG == ADC_ExternalTrigInjecConv_T4_TRGO) || \ (TRIG == ADC_ExternalTrigInjecConv_Ext_IT15) || \ (TRIG == ADC_ExternalTrigInjecConv_None)) /* ADC injected channel selection --------------------------------------------*/ #define ADC_InjectedChannel_1 ((u8)0x14) #define ADC_InjectedChannel_2 ((u8)0x18) #define ADC_InjectedChannel_3 ((u8)0x1C) #define ADC_InjectedChannel_4 ((u8)0x20) #define IS_ADC_INJECTED_CHANNEL(CHANNEL) ((CHANNEL == ADC_InjectedChannel_1) || \ (CHANNEL == ADC_InjectedChannel_2) || \ (CHANNEL == ADC_InjectedChannel_3) || \ (CHANNEL == ADC_InjectedChannel_4)) /* ADC analog watchdog selection ---------------------------------------------*/ #define ADC_AnalogWatchdog_SingleRegEnable ((u32)0x00800200) #define ADC_AnalogWatchdog_SingleInjecEnable ((u32)0x00400200) #define ADC_AnalogWatchdog_SingleRegOrInjecEnable ((u32)0x00C00200) #define ADC_AnalogWatchdog_AllRegEnable ((u32)0x00800000) #define ADC_AnalogWatchdog_AllInjecEnable ((u32)0x00400000) #define ADC_AnalogWatchdog_AllRegAllInjecEnable ((u32)0x00C00000) #define ADC_AnalogWatchdog_None ((u32)0x00000000) #define IS_ADC_ANALOG_WATCHDOG(WATCHDOG) ((WATCHDOG == ADC_AnalogWatchdog_SingleRegEnable) || \ (WATCHDOG == ADC_AnalogWatchdog_SingleInjecEnable) || \ (WATCHDOG == ADC_AnalogWatchdog_SingleRegOrInjecEnable) || \ (WATCHDOG == ADC_AnalogWatchdog_AllRegEnable) || \ (WATCHDOG == ADC_AnalogWatchdog_AllInjecEnable) || \ (WATCHDOG == ADC_AnalogWatchdog_AllRegAllInjecEnable) || \ (WATCHDOG == ADC_AnalogWatchdog_None)) /* ADC interrupts definition -------------------------------------------------*/ #define ADC_IT_EOC ((u16)0x0220) #define ADC_IT_AWD ((u16)0x0140) #define ADC_IT_JEOC ((u16)0x0480) #define IS_ADC_IT(IT) (((IT & (u16)0xF81F) == 0x00) && (IT != 0x00)) #define IS_ADC_GET_IT(IT) ((IT == ADC_IT_EOC) || (IT == ADC_IT_AWD) || \ (IT == ADC_IT_JEOC)) /* ADC flags definition ------------------------------------------------------*/ #define ADC_FLAG_AWD ((u8)0x01) #define ADC_FLAG_EOC ((u8)0x02) #define ADC_FLAG_JEOC ((u8)0x04) #define ADC_FLAG_JSTRT ((u8)0x08) #define ADC_FLAG_STRT ((u8)0x10) #define IS_ADC_CLEAR_FLAG(FLAG) (((FLAG & (u8)0xE0) == 0x00) && (FLAG != 0x00)) #define IS_ADC_GET_FLAG(FLAG) ((FLAG == ADC_FLAG_AWD) || (FLAG == ADC_FLAG_EOC) || \ (FLAG == ADC_FLAG_JEOC) || (FLAG == ADC_FLAG_JSTRT) || \ (FLAG == ADC_FLAG_STRT)) /* ADC thresholds ------------------------------------------------------------*/ #define IS_ADC_THRESHOLD(THRESHOLD) (THRESHOLD <= 0xFFF) /* ADC injected offset -------------------------------------------------------*/ #define IS_ADC_OFFSET(OFFSET) (OFFSET <= 0xFFF) /* ADC injected length -------------------------------------------------------*/ #define IS_ADC_INJECTED_LENGTH(LENGTH) ((LENGTH >= 0x1) && (LENGTH <= 0x4)) /* ADC injected rank ---------------------------------------------------------*/ #define IS_ADC_INJECTED_RANK(RANK) ((RANK >= 0x1) && (RANK <= 0x4)) /* ADC regular length --------------------------------------------------------*/ #define IS_ADC_REGULAR_LENGTH(LENGTH) ((LENGTH >= 0x1) && (LENGTH <= 0x10)) /* ADC regular rank ----------------------------------------------------------*/ #define IS_ADC_REGULAR_RANK(RANK) ((RANK >= 0x1) && (RANK <= 0x10)) /* ADC regular discontinuous mode number -------------------------------------*/ #define IS_ADC_REGULAR_DISC_NUMBER(NUMBER) ((NUMBER >= 0x1) && (NUMBER <= 0x8)) /* Exported macro ------------------------------------------------------------*/ /* Exported functions ------------------------------------------------------- */ void ADC_DeInit(ADC_TypeDef* ADCx); void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct); void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct); void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState); void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState); void ADC_ITConfig(ADC_TypeDef* ADCx, u16 ADC_IT, FunctionalState NewState); void ADC_ResetCalibration(ADC_TypeDef* ADCx); FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx); void ADC_StartCalibration(ADC_TypeDef* ADCx); FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx); void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState); FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx); void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, u8 Number); void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState); void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime); void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState); u16 ADC_GetConversionValue(ADC_TypeDef* ADCx); u32 ADC_GetDualModeConversionValue(void); void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState); void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState); void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, u32 ADC_ExternalTrigInjecConv); void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState); void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState); FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx); void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime); void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, u8 Length); void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel, u16 Offset); u16 ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel); void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, u32 ADC_AnalogWatchdog); void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, u16 HighThreshold, u16 LowThreshold); void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel); void ADC_TempSensorCmd(FunctionalState NewState); FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, u8 ADC_FLAG); void ADC_ClearFlag(ADC_TypeDef* ADCx, u8 ADC_FLAG); ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, u16 ADC_IT); void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, u16 ADC_IT); #endif /*__STM32F10x_ADC_H */ /******************* (C) COPYRIGHT 2007 STMicroelectronics *****END OF FILE****/
Go to most recent revision | Compare with Previous | Blame | View Log