URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [ColdFire_MCF5282_Eclipse/] [RTOSDemo/] [MCF5282/] [MCF5282_RCM.h] - Rev 797
Go to most recent revision | Compare with Previous | Blame | View Log
/* Coldfire C Header File * Copyright Freescale Semiconductor Inc * All rights reserved. * * 2007/03/19 Revision: 0.9 */ #ifndef __MCF5282_RCM_H__ #define __MCF5282_RCM_H__ /********************************************************************* * * Reset Controller Module (RCM) * *********************************************************************/ /* Register read/write macros */ #define MCF_RCM_RCR (*(vuint8 *)(&__IPSBAR[0x110000])) #define MCF_RCM_RSR (*(vuint8 *)(&__IPSBAR[0x110001])) /* Bit definitions and macros for MCF_RCM_RCR */ #define MCF_RCM_RCR_LVDE (0x1) #define MCF_RCM_RCR_LVDRE (0x4) #define MCF_RCM_RCR_LVDIE (0x8) #define MCF_RCM_RCR_LVDF (0x10) #define MCF_RCM_RCR_FRCRSTOUT (0x40) #define MCF_RCM_RCR_SOFTRST (0x80) /* Bit definitions and macros for MCF_RCM_RSR */ #define MCF_RCM_RSR_LOL (0x1) #define MCF_RCM_RSR_LOC (0x2) #define MCF_RCM_RSR_EXT (0x4) #define MCF_RCM_RSR_POR (0x8) #define MCF_RCM_RSR_WDR (0x10) #define MCF_RCM_RSR_SOFT (0x20) #define MCF_RCM_RSR_LVD (0x40) #endif /* __MCF5282_RCM_H__ */
Go to most recent revision | Compare with Previous | Blame | View Log