URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [Common/] [drivers/] [ST/] [STM32F10xFWLib/] [src/] [stm32fxxx_eth.c] - Rev 608
Compare with Previous | Blame | View Log
/******************** (C) COPYRIGHT 2008 STMicroelectronics ******************** * File Name : stm32fxxx_eth.c * Author : MCD Application Team * Version : V1.0.0 * Date : 12/17/2008 * Updates : 05/2009 Driver optimization. * - No copy. DMA directly uses Stack packets. * Desciption : This file provides all the ETHERNET firmware functions. ******************************************************************************** * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. * AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, * INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE * CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING * INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. *******************************************************************************/ /* For the delays. */ #include "FreeRTOS.h" #include "task.h" /* Includes ------------------------------------------------------------------*/ #include "stm32fxxx_eth.h" #include "stm32f10x_rcc.h" /* Private typedef -----------------------------------------------------------*/ /* Private define ------------------------------------------------------------*/ /* Global pointers on Tx and Rx descriptor used to track transmit and receive descriptors */ ETH_DMADESCTypeDef *DMATxDescToSet; ETH_DMADESCTypeDef *DMARxDescToGet; ETH_DMADESCTypeDef *DMAPTPTxDescToSet; ETH_DMADESCTypeDef *DMAPTPRxDescToGet; /* ETHERNET MAC address offsets */ #define ETH_MAC_AddrHighBase (ETH_MAC_BASE + 0x40) /* ETHERNET MAC address high offset */ #define ETH_MAC_AddrLowBase (ETH_MAC_BASE + 0x44) /* ETHERNET MAC address low offset */ /* ETHERNET MACMIIAR register Mask */ #define MACMIIAR_CR_Mask ((u32)0xFFFFFFE3) /* ETHERNET MACCR register Mask */ #define MACCR_CLEAR_Mask ((u32)0xFF20810F) /* ETHERNET MACFCR register Mask */ #define MACFCR_CLEAR_Mask ((u32)0x0000FF41) /* ETHERNET DMAOMR register Mask */ #define DMAOMR_CLEAR_Mask ((u32)0xF8DE3F23) /* ETHERNET Remote Wake-up frame register length */ #define ETH_WakeupRegisterLength 8 /* ETHERNET Missed frames counter Shift */ #define ETH_DMA_RxOverflowMissedFramesCounterShift 17 /* ETHERNET DMA Tx descriptors Collision Count Shift */ #define ETH_DMATxDesc_CollisionCountShift 3 /* ETHERNET DMA Tx descriptors Buffer2 Size Shift */ #define ETH_DMATxDesc_BufferSize2Shift 16 /* ETHERNET DMA Rx descriptors Frame Length Shift */ #define ETH_DMARxDesc_FrameLengthShift 16 /* ETHERNET DMA Rx descriptors Buffer2 Size Shift */ #define ETH_DMARxDesc_Buffer2SizeShift 16 /* ETHERNET errors */ #define ETH_ERROR ((u32)0) #define ETH_SUCCESS ((u32)1) #define ethFIVE_SECONDS ( 5000 / portTICK_RATE_MS ) #define ethHUNDRED_MS ( 100 / portTICK_RATE_MS ) /* Private macro -------------------------------------------------------------*/ /* Private variables ---------------------------------------------------------*/ /* Private function prototypes -----------------------------------------------*/ /* Private functions ---------------------------------------------------------*/ /******************************************************************************* * Function Name : ETH_DeInit * Desciption : Deinitializes the ETHERNET peripheral registers to their * default reset values. * Input : None * Output : None * Return : None *******************************************************************************/ void ETH_DeInit(void) { // RCC_AHBPeriphResetCmd(RCC_AHBPeriph_ETH_MAC, ENABLE); // RCC_AHBPeriphResetCmd(RCC_AHBPeriph_ETH_MAC, DISABLE); } /******************************************************************************* * Function Name : ETH_Init * Desciption : Initializes the ETHERNET peripheral according to the specified * parameters in the ETH_InitStruct . * Input : - ETH_InitStruct: pointer to a ETH_InitTypeDef structure * that contains the configuration information for the * specified ETHERNET peripheral. * Output : None * Return : None *******************************************************************************/ u32 ETH_Init(ETH_InitTypeDef* ETH_InitStruct, u16 PHYAddress) { u32 RegValue = 0, tmpreg = 0; RCC_ClocksTypeDef rcc_clocks; u32 hclk = 60000000; u32 timeout = 0; /* Check the parameters */ /* MAC --------------------------*/ eth_assert_param(IS_ETH_AUTONEGOTIATION(ETH_InitStruct->ETH_AutoNegotiation)); eth_assert_param(IS_ETH_WATCHDOG(ETH_InitStruct->ETH_Watchdog)); eth_assert_param(IS_ETH_JABBER(ETH_InitStruct->ETH_Jabber)); eth_assert_param(IS_ETH_JUMBO_FRAME(ETH_InitStruct->ETH_JumboFrame)); eth_assert_param(IS_ETH_INTER_FRAME_GAP(ETH_InitStruct->ETH_InterFrameGap)); eth_assert_param(IS_ETH_CARRIER_SENSE(ETH_InitStruct->ETH_CarrierSense)); eth_assert_param(IS_ETH_SPEED(ETH_InitStruct->ETH_Speed)); eth_assert_param(IS_ETH_RECEIVE_OWN(ETH_InitStruct->ETH_ReceiveOwn)); eth_assert_param(IS_ETH_LOOPBACK_MODE(ETH_InitStruct->ETH_LoopbackMode)); eth_assert_param(IS_ETH_DUPLEX_MODE(ETH_InitStruct->ETH_Mode)); eth_assert_param(IS_ETH_CHECKSUM_OFFLOAD(ETH_InitStruct->ETH_ChecksumOffload)); eth_assert_param(IS_ETH_RETRY_TRANSMISSION(ETH_InitStruct->ETH_RetryTransmission)); eth_assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(ETH_InitStruct->ETH_AutomaticPadCRCStrip)); eth_assert_param(IS_ETH_BACKOFF_LIMIT(ETH_InitStruct->ETH_BackOffLimit)); eth_assert_param(IS_ETH_DEFERRAL_CHECK(ETH_InitStruct->ETH_DeferralCheck)); eth_assert_param(IS_ETH_RECEIVE_ALL(ETH_InitStruct->ETH_ReceiveAll)); eth_assert_param(IS_ETH_SOURCE_ADDR_FILTER(ETH_InitStruct->ETH_SourceAddrFilter)); eth_assert_param(IS_ETH_CONTROL_FRAMES(ETH_InitStruct->ETH_PassControlFrames)); eth_assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(ETH_InitStruct->ETH_BroadcastFramesReception)); eth_assert_param(IS_ETH_DESTINATION_ADDR_FILTER(ETH_InitStruct->ETH_DestinationAddrFilter)); eth_assert_param(IS_ETH_PROMISCUOUS_MODE(ETH_InitStruct->ETH_PromiscuousMode)); eth_assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(ETH_InitStruct->ETH_MulticastFramesFilter)); eth_assert_param(IS_ETH_UNICAST_FRAMES_FILTER(ETH_InitStruct->ETH_UnicastFramesFilter)); eth_assert_param(IS_ETH_PAUSE_TIME(ETH_InitStruct->ETH_PauseTime)); eth_assert_param(IS_ETH_ZEROQUANTA_PAUSE(ETH_InitStruct->ETH_ZeroQuantaPause)); eth_assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(ETH_InitStruct->ETH_PauseLowThreshold)); eth_assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(ETH_InitStruct->ETH_UnicastPauseFrameDetect)); eth_assert_param(IS_ETH_RECEIVE_FLOWCONTROL(ETH_InitStruct->ETH_ReceiveFlowControl)); eth_assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(ETH_InitStruct->ETH_TransmitFlowControl)); eth_assert_param(IS_ETH_VLAN_TAG_COMPARISON(ETH_InitStruct->ETH_VLANTagComparison)); eth_assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(ETH_InitStruct->ETH_VLANTagIdentifier)); /* DMA --------------------------*/ eth_assert_param(IS_ETH_DROP_TCPIP_CHECKSUM_FRAME(ETH_InitStruct->ETH_DropTCPIPChecksumErrorFrame)); eth_assert_param(IS_ETH_RECEIVE_STORE_FORWARD(ETH_InitStruct->ETH_ReceiveStoreForward)); eth_assert_param(IS_ETH_FLUSH_RECEIVE_FRAME(ETH_InitStruct->ETH_FlushReceivedFrame)); eth_assert_param(IS_ETH_TRANSMIT_STORE_FORWARD(ETH_InitStruct->ETH_TransmitStoreForward)); eth_assert_param(IS_ETH_TRANSMIT_THRESHOLD_CONTROL(ETH_InitStruct->ETH_TransmitThresholdControl)); eth_assert_param(IS_ETH_FORWARD_ERROR_FRAMES(ETH_InitStruct->ETH_ForwardErrorFrames)); eth_assert_param(IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES(ETH_InitStruct->ETH_ForwardUndersizedGoodFrames)); eth_assert_param(IS_ETH_RECEIVE_THRESHOLD_CONTROL(ETH_InitStruct->ETH_ReceiveThresholdControl)); eth_assert_param(IS_ETH_SECOND_FRAME_OPERATE(ETH_InitStruct->ETH_SecondFrameOperate)); eth_assert_param(IS_ETH_ADDRESS_ALIGNED_BEATS(ETH_InitStruct->ETH_AddressAlignedBeats)); eth_assert_param(IS_ETH_FIXED_BURST(ETH_InitStruct->ETH_FixedBurst)); eth_assert_param(IS_ETH_RXDMA_BURST_LENGTH(ETH_InitStruct->ETH_RxDMABurstLength)); eth_assert_param(IS_ETH_TXDMA_BURST_LENGTH(ETH_InitStruct->ETH_TxDMABurstLength)); eth_assert_param(IS_ETH_DMA_DESC_SKIP_LENGTH(ETH_InitStruct->ETH_DescriptorSkipLength)); eth_assert_param(IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX(ETH_InitStruct->ETH_DMAArbitration)); /*--------------------------------- MAC Config -------------------------------*/ /*----------------------- ETHERNET MACMIIAR Configuration --------------------*/ /* Get the ETHERNET MACMIIAR value */ tmpreg = ETH_MAC->MACMIIAR; /* Clear CSR Clock Range CR[2:0] bits */ tmpreg &= MACMIIAR_CR_Mask; /* Get hclk frequency value */ RCC_GetClocksFreq(&rcc_clocks); hclk = rcc_clocks.HCLK_Frequency; /* Set CR bits depending on hclk value */ if((hclk >= 20000000)&&(hclk < 35000000)) { /* CSR Clock Range between 20-35 MHz */ tmpreg |= (u32)ETH_MACMIIAR_CR_Div16; } else if((hclk >= 35000000)&&(hclk < 60000000)) { /* CSR Clock Range between 35-60 MHz */ tmpreg |= (u32)ETH_MACMIIAR_CR_Div26; } else /* ((hclk >= 60000000)&&(hclk <= 72000000)) */ { /* CSR Clock Range between 60-72 MHz */ tmpreg |= (u32)ETH_MACMIIAR_CR_Div42; } /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */ ETH_MAC->MACMIIAR = (u32)tmpreg; /*--------------------- PHY initialization and configuration -----------------*/ /* Put the PHY in reset mode */ if(!(ETH_WritePHYRegister(PHYAddress, PHY_BCR, PHY_Reset))) { /* Return ERROR in case of write timeout */ return ETH_ERROR; } /* Delay to assure PHY reset */ vTaskDelay( 250 / portTICK_RATE_MS ); if(ETH_InitStruct->ETH_AutoNegotiation != ETH_AutoNegotiation_Disable) { /* We wait for linked satus... */ timeout = 0; do { /* Wait 100ms before checking for a link again. */ vTaskDelay( ethHUNDRED_MS ); timeout++; /* Don't wait any longer than 5 seconds. */ } while (!(ETH_ReadPHYRegister(PHYAddress, PHY_BSR) & PHY_Linked_Status) && (timeout < ( ethFIVE_SECONDS / ethHUNDRED_MS ) ) ); /* Return ERROR in case of timeout */ if(timeout == ( ethFIVE_SECONDS / ethHUNDRED_MS )) { return ETH_ERROR; } /* Enable Auto-Negotiation */ if(!(ETH_WritePHYRegister(PHYAddress, PHY_BCR, PHY_AutoNegotiation))) { /* Return ERROR in case of write timeout */ return ETH_ERROR; } /* Reset Timeout counter */ timeout = 0; /* Wait until the autonegotiation will be completed */ do { /* Wait 100ms before checking for negotiation to complete. */ vTaskDelay( ethHUNDRED_MS ); timeout++; /* Don't wait longer than 5 seconds. */ } while (!(ETH_ReadPHYRegister(PHYAddress, PHY_BSR) & PHY_AutoNego_Complete) && (timeout < ( ethFIVE_SECONDS / ethHUNDRED_MS ) ) ); /* Return ERROR in case of timeout */ if(timeout == ( ethFIVE_SECONDS / ethHUNDRED_MS )) { return ETH_ERROR; } /* Reset Timeout counter */ timeout = 0; /* Read the result of the autonegotiation */ RegValue = ETH_ReadPHYRegister(PHYAddress, PHY_SR); /* Configure the MAC with the Duplex Mode fixed by the autonegotiation process */ if((RegValue & PHY_Duplex_Status) != (u32)RESET) { /* Set Ethernet duplex mode to FullDuplex following the autonegotiation */ ETH_InitStruct->ETH_Mode = ETH_Mode_FullDuplex; } else { /* Set Ethernet duplex mode to HalfDuplex following the autonegotiation */ ETH_InitStruct->ETH_Mode = ETH_Mode_HalfDuplex; } /* Configure the MAC with the speed fixed by the autonegotiation process */ if(RegValue & PHY_Speed_Status) { /* Set Ethernet speed to 100M following the autonegotiation */ ETH_InitStruct->ETH_Speed = ETH_Speed_10M; } else { /* Set Ethernet speed to 10M following the autonegotiation */ ETH_InitStruct->ETH_Speed = ETH_Speed_100M; } } // else { if(!ETH_WritePHYRegister(PHYAddress, PHY_BCR, ((u16)(ETH_InitStruct->ETH_Mode >> 3) | (u16)(ETH_InitStruct->ETH_Speed >> 1)))) { /* Return ERROR in case of write timeout */ return ETH_ERROR; } vTaskDelay( 250 / portTICK_RATE_MS ); } /*------------------------- ETHERNET MACCR Configuration ---------------------*/ /* Get the ETHERNET MACCR value */ tmpreg = ETH_MAC->MACCR; /* Clear WD, PCE, PS, TE and RE bits */ tmpreg &= MACCR_CLEAR_Mask; /* Set the WD bit according to ETH_Watchdog value */ /* Set the JD: bit according to ETH_Jabber value */ /* Set the JE bit according to ETH_JumboFrame value */ /* Set the IFG bit according to ETH_InterFrameGap value */ /* Set the DCRS bit according to ETH_CarrierSense value */ /* Set the FES bit according to ETH_Speed value */ /* Set the DO bit according to ETH_ReceiveOwn value */ /* Set the LM bit according to ETH_LoopbackMode value */ /* Set the DM bit according to ETH_Mode value */ /* Set the IPC bit according to ETH_ChecksumOffload value */ /* Set the DR bit according to ETH_RetryTransmission value */ /* Set the ACS bit according to ETH_AutomaticPadCRCStrip value */ /* Set the BL bit according to ETH_BackOffLimit value */ /* Set the DC bit according to ETH_DeferralCheck value */ tmpreg |= (u32)(ETH_InitStruct->ETH_Watchdog | ETH_InitStruct->ETH_Jabber | ETH_InitStruct->ETH_JumboFrame | ETH_InitStruct->ETH_InterFrameGap | ETH_InitStruct->ETH_CarrierSense | ETH_InitStruct->ETH_Speed | ETH_InitStruct->ETH_ReceiveOwn | ETH_InitStruct->ETH_LoopbackMode | ETH_InitStruct->ETH_Mode | ETH_InitStruct->ETH_ChecksumOffload | ETH_InitStruct->ETH_RetryTransmission | ETH_InitStruct->ETH_AutomaticPadCRCStrip | ETH_InitStruct->ETH_BackOffLimit | ETH_InitStruct->ETH_DeferralCheck); /* Write to ETHERNET MACCR */ ETH_MAC->MACCR = (u32)tmpreg; /*------------------------ ETHERNET MACFFR Configuration ---------------------*/ /* Set the RA bit according to ETH_ReceiveAll value */ /* Set the SAF and SAIF bits according to ETH_SourceAddrFilter value */ /* Set the PCF bit according to ETH_PassControlFrames value */ /* Set the DBF bit according to ETH_BroadcastFramesReception value */ /* Set the DAIF bit according to ETH_DestinationAddrFilter value */ /* Set the PR bit according to ETH_PromiscuousMode value */ /* Set the PM, HMC and HPF bits according to ETH_MulticastFramesFilter value */ /* Set the HUC and HPF bits according to ETH_UnicastFramesFilter value */ /* Write to ETHERNET MACFFR */ ETH_MAC->MACFFR = (u32)(ETH_InitStruct->ETH_ReceiveAll | ETH_InitStruct->ETH_SourceAddrFilter | ETH_InitStruct->ETH_PassControlFrames | ETH_InitStruct->ETH_BroadcastFramesReception | ETH_InitStruct->ETH_DestinationAddrFilter | ETH_InitStruct->ETH_PromiscuousMode | ETH_InitStruct->ETH_MulticastFramesFilter | ETH_InitStruct->ETH_UnicastFramesFilter); /*---------------- ETHERNET MACHTHR and MACHTLR Configuration ----------------*/ /* Write to ETHERNET MACHTHR */ ETH_MAC->MACHTHR = (u32)ETH_InitStruct->ETH_HashTableHigh; /* Write to ETHERNET MACHTLR */ ETH_MAC->MACHTLR = (u32)ETH_InitStruct->ETH_HashTableLow; /*------------------------ ETHERNET MACFCR Configuration ---------------------*/ /* Get the ETHERNET MACFCR value */ tmpreg = ETH_MAC->MACFCR; /* Clear xx bits */ tmpreg &= MACFCR_CLEAR_Mask; /* Set the PT bit according to ETH_PauseTime value */ /* Set the DZPQ bit according to ETH_ZeroQuantaPause value */ /* Set the PLT bit according to ETH_PauseLowThreshold value */ /* Set the UP bit according to ETH_UnicastPauseFrameDetect value */ /* Set the RFE bit according to ETH_ReceiveFlowControl value */ /* Set the TFE bit according to ETH_TransmitFlowControl value */ tmpreg |= (u32)((ETH_InitStruct->ETH_PauseTime << 16) | ETH_InitStruct->ETH_ZeroQuantaPause | ETH_InitStruct->ETH_PauseLowThreshold | ETH_InitStruct->ETH_UnicastPauseFrameDetect | ETH_InitStruct->ETH_ReceiveFlowControl | ETH_InitStruct->ETH_TransmitFlowControl); /* Write to ETHERNET MACFCR */ ETH_MAC->MACFCR = (u32)tmpreg; /*------------------------ ETHERNET MACVLANTR Configuration ------------------*/ /* Set the ETV bit according to ETH_VLANTagComparison value */ /* Set the VL bit according to ETH_VLANTagIdentifier value */ ETH_MAC->MACVLANTR = (u32)(ETH_InitStruct->ETH_VLANTagComparison | ETH_InitStruct->ETH_VLANTagIdentifier); #ifdef _ETH_DMA /*--------------------------------- DMA Config -------------------------------*/ /*------------------------ ETHERNET DMAOMR Configuration ---------------------*/ /* Get the ETHERNET DMAOMR value */ tmpreg = ETH_DMA->DMAOMR; /* Clear xx bits */ tmpreg &= DMAOMR_CLEAR_Mask; /* Set the DT bit according to ETH_DropTCPIPChecksumErrorFrame value */ /* Set the RSF bit according to ETH_ReceiveStoreForward value */ /* Set the DFF bit according to ETH_FlushReceivedFrame value */ /* Set the TSF bit according to ETH_TransmitStoreForward value */ /* Set the TTC bit according to ETH_TransmitThresholdControl value */ /* Set the FEF bit according to ETH_ForwardErrorFrames value */ /* Set the FUF bit according to ETH_ForwardUndersizedGoodFrames value */ /* Set the RTC bit according to ETH_ReceiveThresholdControl value */ /* Set the OSF bit according to ETH_SecondFrameOperate value */ tmpreg |= (u32)(ETH_InitStruct->ETH_DropTCPIPChecksumErrorFrame | ETH_InitStruct->ETH_ReceiveStoreForward | ETH_InitStruct->ETH_FlushReceivedFrame | ETH_InitStruct->ETH_TransmitStoreForward | ETH_InitStruct->ETH_TransmitThresholdControl | ETH_InitStruct->ETH_ForwardErrorFrames | ETH_InitStruct->ETH_ForwardUndersizedGoodFrames | ETH_InitStruct->ETH_ReceiveThresholdControl | ETH_InitStruct->ETH_SecondFrameOperate); /* Write to ETHERNET DMAOMR */ ETH_DMA->DMAOMR = (u32)tmpreg; /*------------------------ ETHERNET DMABMR Configuration ---------------------*/ /* Set the AAL bit according to ETH_AddressAlignedBeats value */ /* Set the FB bit according to ETH_FixedBurst value */ /* Set the RPBL and 4*PBL bits according to ETH_RxDMABurstLength value */ /* Set the PBL and 4*PBL bits according to ETH_TxDMABurstLength value */ /* Set the DSL bit according to ETH_DesciptorSkipLength value */ /* Set the PR and DA bits according to ETH_DMAArbitration value */ ETH_DMA->DMABMR = (u32)(ETH_InitStruct->ETH_AddressAlignedBeats | ETH_InitStruct->ETH_FixedBurst | ETH_InitStruct->ETH_RxDMABurstLength | /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */ ETH_InitStruct->ETH_TxDMABurstLength | (ETH_InitStruct->ETH_DescriptorSkipLength << 2) | ETH_InitStruct->ETH_DMAArbitration | ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */ #endif /* _ETH_DMA */ /* Return Ethernet configuration success */ return ETH_SUCCESS; } /******************************************************************************* * Function Name : ETH_StructInit * Desciption : Fills each ETH_InitStruct member with its default value. * Input : - ETH_InitStruct: pointer to a ETH_InitTypeDef structure * which will be initialized. * Output : None * Return : None *******************************************************************************/ void ETH_StructInit(ETH_InitTypeDef* ETH_InitStruct) { /* ETH_InitStruct members default value */ /*------------------------ MAC -----------------------------------*/ ETH_InitStruct->ETH_AutoNegotiation = ETH_AutoNegotiation_Disable; ETH_InitStruct->ETH_Watchdog = ETH_Watchdog_Enable; ETH_InitStruct->ETH_Jabber = ETH_Jabber_Enable; ETH_InitStruct->ETH_JumboFrame = ETH_JumboFrame_Disable; ETH_InitStruct->ETH_InterFrameGap = ETH_InterFrameGap_96Bit; ETH_InitStruct->ETH_CarrierSense = ETH_CarrierSense_Enable; ETH_InitStruct->ETH_Speed = ETH_Speed_10M; ETH_InitStruct->ETH_ReceiveOwn = ETH_ReceiveOwn_Enable; ETH_InitStruct->ETH_LoopbackMode = ETH_LoopbackMode_Disable; ETH_InitStruct->ETH_Mode = ETH_Mode_HalfDuplex; ETH_InitStruct->ETH_ChecksumOffload = ETH_ChecksumOffload_Disable; ETH_InitStruct->ETH_RetryTransmission = ETH_RetryTransmission_Enable; ETH_InitStruct->ETH_AutomaticPadCRCStrip = ETH_AutomaticPadCRCStrip_Disable; ETH_InitStruct->ETH_BackOffLimit = ETH_BackOffLimit_10; ETH_InitStruct->ETH_DeferralCheck = ETH_DeferralCheck_Disable; ETH_InitStruct->ETH_ReceiveAll = ETH_ReceiveAll_Disable; ETH_InitStruct->ETH_SourceAddrFilter = ETH_SourceAddrFilter_Disable; ETH_InitStruct->ETH_PassControlFrames = ETH_PassControlFrames_BlockAll; ETH_InitStruct->ETH_BroadcastFramesReception = ETH_BroadcastFramesReception_Disable; ETH_InitStruct->ETH_DestinationAddrFilter = ETH_DestinationAddrFilter_Normal; ETH_InitStruct->ETH_PromiscuousMode = ETH_PromiscuousMode_Disable; ETH_InitStruct->ETH_MulticastFramesFilter = ETH_MulticastFramesFilter_Perfect; ETH_InitStruct->ETH_UnicastFramesFilter = ETH_UnicastFramesFilter_Perfect; ETH_InitStruct->ETH_HashTableHigh = 0x0; ETH_InitStruct->ETH_HashTableLow = 0x0; ETH_InitStruct->ETH_PauseTime = 0x0; ETH_InitStruct->ETH_ZeroQuantaPause = ETH_ZeroQuantaPause_Disable; ETH_InitStruct->ETH_PauseLowThreshold = ETH_PauseLowThreshold_Minus4; ETH_InitStruct->ETH_UnicastPauseFrameDetect = ETH_UnicastPauseFrameDetect_Disable; ETH_InitStruct->ETH_ReceiveFlowControl = ETH_ReceiveFlowControl_Disable; ETH_InitStruct->ETH_TransmitFlowControl = ETH_TransmitFlowControl_Disable; ETH_InitStruct->ETH_VLANTagComparison = ETH_VLANTagComparison_16Bit; ETH_InitStruct->ETH_VLANTagIdentifier = 0x0; #ifdef _ETH_DMA /*------------------------ DMA -----------------------------------*/ ETH_InitStruct->ETH_DropTCPIPChecksumErrorFrame = ETH_DropTCPIPChecksumErrorFrame_Disable; ETH_InitStruct->ETH_ReceiveStoreForward = ETH_ReceiveStoreForward_Enable; ETH_InitStruct->ETH_FlushReceivedFrame = ETH_FlushReceivedFrame_Disable; ETH_InitStruct->ETH_TransmitStoreForward = ETH_TransmitStoreForward_Enable; ETH_InitStruct->ETH_TransmitThresholdControl = ETH_TransmitThresholdControl_64Bytes; ETH_InitStruct->ETH_ForwardErrorFrames = ETH_ForwardErrorFrames_Disable; ETH_InitStruct->ETH_ForwardUndersizedGoodFrames = ETH_ForwardUndersizedGoodFrames_Disable; ETH_InitStruct->ETH_ReceiveThresholdControl = ETH_ReceiveThresholdControl_64Bytes; ETH_InitStruct->ETH_SecondFrameOperate = ETH_SecondFrameOperate_Disable; ETH_InitStruct->ETH_AddressAlignedBeats = ETH_AddressAlignedBeats_Enable; ETH_InitStruct->ETH_FixedBurst = ETH_FixedBurst_Disable; ETH_InitStruct->ETH_RxDMABurstLength = ETH_RxDMABurstLength_1Beat; ETH_InitStruct->ETH_TxDMABurstLength = ETH_TxDMABurstLength_1Beat; ETH_InitStruct->ETH_DescriptorSkipLength = 0x0; ETH_InitStruct->ETH_DMAArbitration = ETH_DMAArbitration_RoundRobin_RxTx_1_1; #endif /* _ETH_DMA */ } /******************************************************************************* * Function Name : ETH_Start * Desciption : Enables ENET MAC and DMA reception/transmission * Input : None * Output : None * Return : None *******************************************************************************/ void ETH_Start(void) { /* Enable transmit state machine of the MAC for transmission on the MII */ ETH_MACTransmissionCmd(ENABLE); /* Flush Transmit FIFO */ ETH_FlushTransmitFIFO(); /* Enable receive state machine of the MAC for reception from the MII */ ETH_MACReceptionCmd(ENABLE); #ifdef _ETH_DMA /* Start DMA transmission */ ETH_DMATransmissionCmd(ENABLE); /* Start DMA reception */ ETH_DMAReceptionCmd(ENABLE); #endif /* _ETH_DMA */ } #ifdef _ETH_DMA /******************************************************************************* * Function Name : ETH_HandleTxPkt * Desciption : Transmits a packet, from application buffer, pointed by ppkt. * Input : - ppkt: pointer to application packet Buffer. * - FrameLength: Tx Packet size. * Output : None * Return : ETH_ERROR: in case of Tx desc owned by DMA * ETH_SUCCESS: for correct transmission *******************************************************************************/ u32 ETH_HandleTxPkt(u32 addr, u16 FrameLength) { // Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) if((DMATxDescToSet->Status & ETH_DMATxDesc_OWN) != (u32)RESET) { // Return ERROR: OWN bit set return ETH_ERROR; } //Set the DMA buffer address to send to the Packet we received from stack DMATxDescToSet->Buffer1Addr = (u32)addr; // Setting the Frame Length: bits[12:0] DMATxDescToSet->ControlBufferSize = (FrameLength & ETH_DMATxDesc_TBS1); // Setting the last segment and first segment bits (in this case a frame is transmitted in one descriptor) DMATxDescToSet->Status |= ETH_DMATxDesc_LS | ETH_DMATxDesc_FS; // Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA DMATxDescToSet->Status |= ETH_DMATxDesc_OWN; // When Tx Buffer unavailable flag is set: clear it and resume transmission if ((ETH_DMA->DMASR & ETH_DMASR_TBUS) != (u32)RESET) { // Clear TBUS ETHERNET DMA flag ETH_DMA->DMASR = ETH_DMASR_TBUS; // Resume DMA transmission ETH_DMA->DMATPDR = 0; } // Update the ETHERNET DMA global Tx descriptor with next Tx decriptor // Chained Mode if((DMATxDescToSet->Status & ETH_DMATxDesc_TCH) != (u32)RESET) { // Selects the next DMA Tx descriptor list for next buffer to send DMATxDescToSet = (ETH_DMADESCTypeDef*) (DMATxDescToSet->Buffer2NextDescAddr); } else // Ring Mode { if((DMATxDescToSet->Status & ETH_DMATxDesc_TER) != (u32)RESET) { // Selects the first DMA Tx descriptor for next buffer to send: last Tx descriptor was used DMATxDescToSet = (ETH_DMADESCTypeDef*) (ETH_DMA->DMATDLAR); } else { // Selects the next DMA Tx descriptor list for next buffer to send DMATxDescToSet = (ETH_DMADESCTypeDef*) ((u32)DMATxDescToSet + 0x10 + ((ETH_DMA->DMABMR & ETH_DMABMR_DSL) >> 2)); } } // Return SUCCESS return ETH_SUCCESS; } /******************************************************************************* * Function Name : ETH_HandleRxPkt * Desciption : Receives a packet and copies it to memory pointed by ppkt. * Input : None * Output : ppkt: pointer on application receive buffer. * Return : ETH_ERROR: if there is error in reception * Received packet size: if packet reception is correct *******************************************************************************/ u32 ETH_HandleRxPkt(u32 addr) { // Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) if((DMARxDescToGet->Status & ETH_DMARxDesc_OWN) != (u32)RESET) { // Return error: OWN bit set return ETH_ERROR; } //Set the buffer address to rcv frame for the same descriptor (reserved packet) DMARxDescToGet->Buffer1Addr = addr; if(addr) { // Set Own bit of the Rx descriptor Status: gives the buffer back to ETHERNET DMA DMARxDescToGet->Status = ETH_DMARxDesc_OWN; } // Update the ETHERNET DMA global Rx descriptor with next Rx decriptor // Chained Mode if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RCH) != (u32)RESET) { // Selects the next DMA Rx descriptor list for next buffer to read DMARxDescToGet = (ETH_DMADESCTypeDef*) (DMARxDescToGet->Buffer2NextDescAddr); } else // Ring Mode { if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RER) != (u32)RESET) { // Selects the first DMA Rx descriptor for next buffer to read: last Rx descriptor was used DMARxDescToGet = (ETH_DMADESCTypeDef*) (ETH_DMA->DMARDLAR); } else { // Selects the next DMA Rx descriptor list for next buffer to read DMARxDescToGet = (ETH_DMADESCTypeDef*) ((u32)DMARxDescToGet + 0x10 + ((ETH_DMA->DMABMR & ETH_DMABMR_DSL) >> 2)); } } return(1); } /******************************************************************************* * Function Name : ETH_GetRxPktSize * Desciption : Get the size of received the received packet. * Input : None * Output : None * Return : Rx packet size *******************************************************************************/ u32 ETH_GetRxPktSize(void) { u32 FrameLength = 0; //Test DMARxDescToGet is not NULL if(DMARxDescToGet) { /* Get the size of the packet: including 4 bytes of the CRC */ FrameLength = ETH_GetDMARxDescFrameLength(DMARxDescToGet); } /* Return Frame Length */ return FrameLength; } /******************************************************************************* * Function Name : ETH_DropRxPkt * Desciption : Drop a Received packet (too small packet, etc...) * Input : None * Output : None * Return : None *******************************************************************************/ void ETH_DropRxPkt(void) { // Set Own bit of the Rx descriptor Status: gives the buffer back to ETHERNET DMA DMARxDescToGet->Status = ETH_DMARxDesc_OWN; // Chained Mode if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RCH) != (u32)RESET) { // Selects the next DMA Rx descriptor list for next buffer read DMARxDescToGet = (ETH_DMADESCTypeDef*) (DMARxDescToGet->Buffer2NextDescAddr); } else // Ring Mode { if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RER) != (u32)RESET) { // Selects the next DMA Rx descriptor list for next buffer read: this will // be the first Rx descriptor in this case DMARxDescToGet = (ETH_DMADESCTypeDef*) (ETH_DMA->DMARDLAR); } else { // Selects the next DMA Rx descriptor list for next buffer read DMARxDescToGet = (ETH_DMADESCTypeDef*) ((u32)DMARxDescToGet + 0x10 + ((ETH_DMA->DMABMR & ETH_DMABMR_DSL) >> 2)); } } } #endif /* _ETH_DMA */ /*--------------------------------- PHY ------------------------------------*/ /******************************************************************************* * Function Name : ETH_ReadPHYRegister * Desciption : Read a PHY register * Input : - PHYAddress: PHY device address, is the index of one of supported * 32 PHY devices. * This parameter can be one of the following values: 0,..,31 * - PHYReg: PHY register address, is the index of one of the 32 * PHY register. * This parameter can be one of the following values: * - PHY_BCR : Tranceiver Basic Control Register * - PHY_BSR : Tranceiver Basic Status Register * - PHY_SR : Tranceiver Status Register * - More PHY register could be read depending on the used PHY * Output : None * Return : ETH_ERROR: in case of timeout * Data read from the selected PHY register: for correct read *******************************************************************************/ u16 ETH_ReadPHYRegister(u16 PHYAddress, u16 PHYReg) { u32 tmpreg = 0; u32 timeout = 0; /* Check the parameters */ eth_assert_param(IS_ETH_PHY_ADDRESS(PHYAddress)); eth_assert_param(IS_ETH_PHY_REG(PHYReg)); /* Get the ETHERNET MACMIIAR value */ tmpreg = ETH_MAC->MACMIIAR; /* Keep only the CSR Clock Range CR[2:0] bits value */ tmpreg &= ~MACMIIAR_CR_Mask; /* Prepare the MII address register value */ tmpreg |=(((u32)PHYAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */ tmpreg |=(((u32)PHYReg<<6) & ETH_MACMIIAR_MR); /* Set the PHY register address */ tmpreg &= ~ETH_MACMIIAR_MW; /* Set the read mode */ tmpreg |= ETH_MACMIIAR_MB; /* Set the MII Busy bit */ /* Write the result value into the MII Address register */ ETH_MAC->MACMIIAR = tmpreg; /* Check for the Busy flag */ do { timeout++; tmpreg = ETH_MAC->MACMIIAR; } while ((tmpreg & ETH_MACMIIAR_MB) && (timeout < (u32)PHY_READ_TO)); /* Return ERROR in case of timeout */ if(timeout == PHY_READ_TO) { return (u16)ETH_ERROR; } /* Return data register value */ return (u16)(ETH_MAC->MACMIIDR); } /******************************************************************************* * Function Name : ETH_WritePHYRegister * Desciption : Write to a PHY register * Input : - PHYAddress: PHY device address, is the index of one of supported * 32 PHY devices. * This parameter can be one of the following values: 0,..,31 * - PHYReg: PHY register address, is the index of one of the 32 * PHY register. * This parameter can be one of the following values: * - PHY_BCR : Tranceiver Control Register * - More PHY register could be written depending on the used PHY * - PHYValue: the value to write * Output : None * Return : ETH_ERROR: in case of timeout * ETH_SUCCESS: for correct read *******************************************************************************/ u32 ETH_WritePHYRegister(u16 PHYAddress, u16 PHYReg, u16 PHYValue) { u32 tmpreg = 0; u32 timeout = 0; /* Check the parameters */ eth_assert_param(IS_ETH_PHY_ADDRESS(PHYAddress)); eth_assert_param(IS_ETH_PHY_REG(PHYReg)); /* Get the ETHERNET MACMIIAR value */ tmpreg = ETH_MAC->MACMIIAR; /* Keep only the CSR Clock Range CR[2:0] bits value */ tmpreg &= ~MACMIIAR_CR_Mask; /* Prepare the MII register address value */ tmpreg |=(((u32)PHYAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */ tmpreg |=(((u32)PHYReg<<6) & ETH_MACMIIAR_MR); /* Set the PHY register address */ tmpreg |= ETH_MACMIIAR_MW; /* Set the write mode */ tmpreg |= ETH_MACMIIAR_MB; /* Set the MII Busy bit */ /* Give the value to the MII data register */ ETH_MAC->MACMIIDR = PHYValue; /* Write the result value into the MII Address register */ ETH_MAC->MACMIIAR = tmpreg; /* Check for the Busy flag */ do { timeout++; tmpreg = ETH_MAC->MACMIIAR; } while ((tmpreg & ETH_MACMIIAR_MB) && (timeout < (u32)PHY_WRITE_TO)); /* Return ERROR in case of timeout */ if(timeout == PHY_WRITE_TO) { return ETH_ERROR; } /* Return SUCCESS */ return ETH_SUCCESS; } /******************************************************************************* * Function Name : ETH_PHYLoopBackCmd * Desciption : Enables or disables the PHY loopBack mode. * Input : - PHYAddress: PHY device address, is the index of one of supported * 32 PHY devices. * This parameter can be one of the following values: * - NewState: new state of the PHY loopBack mode. * This parameter can be: ENABLE or DISABLE. * Note: Don't be confused with ETH_MACLoopBackCmd function * which enables internal loopback at MII level * Output : None * Return : None *******************************************************************************/ u32 ETH_PHYLoopBackCmd(u16 PHYAddress, FunctionalState NewState) { u16 tmpreg = 0; /* Check the parameters */ eth_assert_param(IS_ETH_PHY_ADDRESS(PHYAddress)); eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); /* Get the PHY configuration to update it */ tmpreg = ETH_ReadPHYRegister(PHYAddress, PHY_BCR); if (NewState != DISABLE) { /* Enable the PHY loopback mode */ tmpreg |= PHY_Loopback; } else { /* Disable the PHY loopback mode: normal mode */ tmpreg &= (u16)(~(u16)PHY_Loopback); } /* Update the PHY control register with the new configuration */ if(ETH_WritePHYRegister(PHYAddress, PHY_BCR, tmpreg) != (u32)RESET) { return ETH_SUCCESS; } else { /* Return SUCCESS */ return ETH_ERROR; } } /*--------------------------------- MAC ------------------------------------*/ /******************************************************************************* * Function Name : ETH_MACTransmissionCmd * Desciption : Enables or disables the MAC transmission. * Input : - NewState: new state of the MAC transmission. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_MACTransmissionCmd(FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the MAC transmission */ ETH_MAC->MACCR |= ETH_MACCR_TE; } else { /* Disable the MAC transmission */ ETH_MAC->MACCR &= ~ETH_MACCR_TE; } } /******************************************************************************* * Function Name : ETH_MACReceptionCmd * Desciption : Enables or disables the MAC reception. * Input : - NewState: new state of the MAC reception. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_MACReceptionCmd(FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the MAC reception */ ETH_MAC->MACCR |= ETH_MACCR_RE; } else { /* Disable the MAC reception */ ETH_MAC->MACCR &= ~ETH_MACCR_RE; } } /******************************************************************************* * Function Name : ETH_GetFlowControlBusyStatus * Desciption : Checks whether the ETHERNET flow control busy bit is set or not. * Input : None * Output : None * Return : The new state of flow control busy status bit (SET or RESET). *******************************************************************************/ FlagStatus ETH_GetFlowControlBusyStatus(void) { FlagStatus bitstatus = RESET; /* The Flow Control register should not be written to until this bit is cleared */ if ((ETH_MAC->MACFCR & ETH_MACFCR_FCBBPA) != (u32)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /******************************************************************************* * Function Name : ETH_InitiatePauseControlFrame * Desciption : Initiate a Pause Control Frame (Full-duplex only). * Input : None * Output : None * Return : None *******************************************************************************/ void ETH_InitiatePauseControlFrame(void) { /* When Set In full duplex MAC initiates pause control frame */ ETH_MAC->MACFCR |= ETH_MACFCR_FCBBPA; } /******************************************************************************* * Function Name : ETH_BackPressureActivationCmd * Desciption : Enables or disables the MAC BackPressure operation activation (Half-duplex only). * Input : - NewState: new state of the MAC BackPressure operation activation. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_BackPressureActivationCmd(FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Activate the MAC BackPressure operation */ /* In Half duplex: during backpressure, when the MAC receives a new frame, the transmitter starts sending a JAM pattern resulting in a collision */ ETH_MAC->MACFCR |= ETH_MACFCR_FCBBPA; } else { /* Desactivate the MAC BackPressure operation */ ETH_MAC->MACFCR &= ~ETH_MACFCR_FCBBPA; } } /******************************************************************************* * Function Name : ETH_GetMACFlagStatus * Desciption : Checks whether the specified ETHERNET MAC flag is set or not. * Input : - ETH_MAC_FLAG: specifies the flag to check. * This parameter can be one of the following values: * - ETH_MAC_FLAG_TST : Time stamp trigger flag * - ETH_MAC_FLAG_MMCT : MMC transmit flag * - ETH_MAC_FLAG_MMCR : MMC receive flag * - ETH_MAC_FLAG_MMC : MMC flag * - ETH_MAC_FLAG_PMT : PMT flag * Output : None * Return : The new state of ETHERNET MAC flag (SET or RESET). *******************************************************************************/ FlagStatus ETH_GetMACFlagStatus(u32 ETH_MAC_FLAG) { FlagStatus bitstatus = RESET; /* Check the parameters */ eth_assert_param(IS_ETH_MAC_GET_FLAG(ETH_MAC_FLAG)); if ((ETH_MAC->MACSR & ETH_MAC_FLAG) != (u32)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /******************************************************************************* * Function Name : ETH_GetMACITStatus * Desciption : Checks whether the specified ETHERNET MAC interrupt has occurred or not. * Input : - ETH_MAC_IT: specifies the interrupt source to check. * This parameter can be one of the following values: * - ETH_MAC_IT_TST : Time stamp trigger interrupt * - ETH_MAC_IT_MMCT : MMC transmit interrupt * - ETH_MAC_IT_MMCR : MMC receive interrupt * - ETH_MAC_IT_MMC : MMC interrupt * - ETH_MAC_IT_PMT : PMT interrupt * Output : None * Return : The new state of ETHERNET MAC interrupt (SET or RESET). *******************************************************************************/ ITStatus ETH_GetMACITStatus(u32 ETH_MAC_IT) { ITStatus bitstatus = RESET; /* Check the parameters */ eth_assert_param(IS_ETH_MAC_GET_IT(ETH_MAC_IT)); if ((ETH_MAC->MACSR & ETH_MAC_IT) != (u32)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /******************************************************************************* * Function Name : ETH_MACITConfig * Desciption : Enables or disables the specified ETHERNET MAC interrupts. * Input : - ETH_MAC_IT: specifies the ETHERNET MAC interrupt sources to be * enabled or disabled. * This parameter can be any combination of the following values: * - ETH_MAC_IT_TST : Time stamp trigger interrupt * - ETH_MAC_IT_PMT : PMT interrupt * - NewState: new state of the specified ETHERNET MAC interrupts. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_MACITConfig(u32 ETH_MAC_IT, FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_ETH_MAC_IT(ETH_MAC_IT)); eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected ETHERNET MAC interrupts */ ETH_MAC->MACIMR &= (~(u32)ETH_MAC_IT); } else { /* Disable the selected ETHERNET MAC interrupts */ ETH_MAC->MACIMR |= ETH_MAC_IT; } } /******************************************************************************* * Function Name : ETH_MACAddressConfig * Desciption : Configures the selected MAC address. * Input : - MacAddr: The MAC addres to configure. * This parameter can be one of the following values: * - ETH_MAC_Address0 : MAC Address0 * - ETH_MAC_Address1 : MAC Address1 * - ETH_MAC_Address2 : MAC Address2 * - ETH_MAC_Address3 : MAC Address3 * - Addr: Pointer on MAC address buffer data (6 bytes). * Output : None * Return : None *******************************************************************************/ void ETH_MACAddressConfig(u32 MacAddr, u8 *Addr) { u32 tmpreg; /* Check the parameters */ eth_assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr)); /* Calculate the selectecd MAC address high register */ tmpreg = ((u32)Addr[5] << 8) | (u32)Addr[4]; /* Load the selectecd MAC address high register */ (*(vu32 *) (ETH_MAC_AddrHighBase + MacAddr)) = tmpreg; /* Calculate the selectecd MAC address low register */ tmpreg = ((u32)Addr[3] << 24) | ((u32)Addr[2] << 16) | ((u32)Addr[1] << 8) | Addr[0]; /* Load the selectecd MAC address low register */ (*(vu32 *) (ETH_MAC_AddrLowBase + MacAddr)) = tmpreg; } /******************************************************************************* * Function Name : ETH_GetMACAddress * Desciption : Get the selected MAC address. * Input : - MacAddr: The MAC addres to return. * This parameter can be one of the following values: * - ETH_MAC_Address0 : MAC Address0 * - ETH_MAC_Address1 : MAC Address1 * - ETH_MAC_Address2 : MAC Address2 * - ETH_MAC_Address3 : MAC Address3 * - Addr: Pointer on MAC address buffer data (6 bytes). * Output : None * Return : None *******************************************************************************/ void ETH_GetMACAddress(u32 MacAddr, u8 *Addr) { u32 tmpreg; /* Check the parameters */ eth_assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr)); /* Get the selectecd MAC address high register */ tmpreg =(*(vu32 *) (ETH_MAC_AddrHighBase + MacAddr)); /* Calculate the selectecd MAC address buffer */ Addr[5] = ((tmpreg >> 8) & (u8)0xFF); Addr[4] = (tmpreg & (u8)0xFF); /* Load the selectecd MAC address low register */ tmpreg =(*(vu32 *) (ETH_MAC_AddrLowBase + MacAddr)); /* Calculate the selectecd MAC address buffer */ Addr[3] = ((tmpreg >> 24) & (u8)0xFF); Addr[2] = ((tmpreg >> 16) & (u8)0xFF); Addr[1] = ((tmpreg >> 8 ) & (u8)0xFF); Addr[0] = (tmpreg & (u8)0xFF); } /******************************************************************************* * Function Name : ETH_MACAddressPerfectFilterCmd * Desciption : Enables or disables the Address filter module uses the specified * ETHERNET MAC address for perfect filtering * Input : - MacAddr: specifies the ETHERNET MAC address to be used for prfect filtering. * This parameter can be one of the following values: * - ETH_MAC_Address1 : MAC Address1 * - ETH_MAC_Address2 : MAC Address2 * - ETH_MAC_Address3 : MAC Address3 * - NewState: new state of the specified ETHERNET MAC address use. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_MACAddressPerfectFilterCmd(u32 MacAddr, FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_ETH_MAC_ADDRESS123(MacAddr)); eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected ETHERNET MAC address for perfect filtering */ (*(vu32 *) (ETH_MAC_AddrHighBase + MacAddr)) |= ETH_MACA1HR_AE; } else { /* Disable the selected ETHERNET MAC address for perfect filtering */ (*(vu32 *) (ETH_MAC_AddrHighBase + MacAddr)) &=(~(u32)ETH_MACA1HR_AE); } } /******************************************************************************* * Function Name : ETH_MACAddressFilterConfig * Desciption : Set the filter type for the specified ETHERNET MAC address * Input : - MacAddr: specifies the ETHERNET MAC address * This parameter can be one of the following values: * - ETH_MAC_Address1 : MAC Address1 * - ETH_MAC_Address2 : MAC Address2 * - ETH_MAC_Address3 : MAC Address3 * - Filter: specifies the used frame received field for comparaison * This parameter can be one of the following values: * - ETH_MAC_AddressFilter_SA : MAC Address is used to compare * with the SA fields of the received frame. * - ETH_MAC_AddressFilter_DA : MAC Address is used to compare * with the DA fields of the received frame. * Output : None * Return : None *******************************************************************************/ void ETH_MACAddressFilterConfig(u32 MacAddr, u32 Filter) { /* Check the parameters */ eth_assert_param(IS_ETH_MAC_ADDRESS123(MacAddr)); eth_assert_param(IS_ETH_MAC_ADDRESS_FILTER(Filter)); if (Filter != ETH_MAC_AddressFilter_DA) { /* The selected ETHERNET MAC address is used to compare with the SA fields of the received frame. */ (*(vu32 *) (ETH_MAC_AddrHighBase + MacAddr)) |= ETH_MACA1HR_SA; } else { /* The selected ETHERNET MAC address is used to compare with the DA fields of the received frame. */ (*(vu32 *) (ETH_MAC_AddrHighBase + MacAddr)) &=(~(u32)ETH_MACA1HR_SA); } } /******************************************************************************* * Function Name : ETH_MACAddressMaskBytesFilterConfig * Desciption : Set the filter type for the specified ETHERNET MAC address * Input : - MacAddr: specifies the ETHERNET MAC address * This parameter can be one of the following values: * - ETH_MAC_Address1 : MAC Address1 * - ETH_MAC_Address2 : MAC Address2 * - ETH_MAC_Address3 : MAC Address3 * - MaskByte: specifies the used address bytes for comparaison * This parameter can be any combination of the following values: * - ETH_MAC_AddressMask_Byte6 : Mask MAC Address high reg bits [15:8]. * - ETH_MAC_AddressMask_Byte5 : Mask MAC Address high reg bits [7:0]. * - ETH_MAC_AddressMask_Byte4 : Mask MAC Address low reg bits [31:24]. * - ETH_MAC_AddressMask_Byte3 : Mask MAC Address low reg bits [23:16]. * - ETH_MAC_AddressMask_Byte2 : Mask MAC Address low reg bits [15:8]. * - ETH_MAC_AddressMask_Byte1 : Mask MAC Address low reg bits [7:0]. * Output : None * Return : None *******************************************************************************/ void ETH_MACAddressMaskBytesFilterConfig(u32 MacAddr, u32 MaskByte) { /* Check the parameters */ eth_assert_param(IS_ETH_MAC_ADDRESS123(MacAddr)); eth_assert_param(IS_ETH_MAC_ADDRESS_MASK(MaskByte)); /* Clear MBC bits in the selected MAC address high register */ (*(vu32 *) (ETH_MAC_AddrHighBase + MacAddr)) &=(~(u32)ETH_MACA1HR_MBC); /* Set the selected Filetr mask bytes */ (*(vu32 *) (ETH_MAC_AddrHighBase + MacAddr)) |= MaskByte; } /*------------------------ DMA Tx/Rx Desciptors ----------------------------*/ #ifdef _ETH_DMA /******************************************************************************* * Function Name : ETH_DMATxDescChainInit * Desciption : Initializes the DMA Tx descriptors in chain mode. * Input : - DMATxDescTab: Pointer on the first Tx desc list * - TxBuff: Pointer on the first TxBuffer list * - TxBuffCount: Number of the used Tx desc in the list * Output : None * Return : None *******************************************************************************/ void ETH_DMATxDescChainInit(ETH_DMADESCTypeDef *DMATxDescTab, u8* TxBuff, u32 TxBuffCount) { u32 i = 0; ETH_DMADESCTypeDef *DMATxDesc; /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */ DMATxDescToSet = DMATxDescTab; /* Fill each DMATxDesc descriptor with the right values */ for(i=0; i < TxBuffCount; i++) { /* Get the pointer on the ith member of the Tx Desc list */ DMATxDesc = DMATxDescTab + i; /* Set Second Address Chained bit */ DMATxDesc->Status = ETH_DMATxDesc_TCH; /* Set Buffer1 address pointer */ DMATxDesc->Buffer1Addr = (u32)*((u32*)TxBuff + i); /* Initialize the next descriptor with the Next Desciptor Polling Enable */ if(i < (TxBuffCount-1)) { /* Set next descriptor address register with next descriptor base address */ DMATxDesc->Buffer2NextDescAddr = (u32)(DMATxDescTab+i+1); } else { /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ DMATxDesc->Buffer2NextDescAddr = (u32) DMATxDescTab; } } /* Set Transmit Desciptor List Address Register */ ETH_DMA->DMATDLAR = (u32) DMATxDescTab; } /******************************************************************************* * Function Name : ETH_DMATxDescRingInit * Desciption : Initializes the DMA Tx descriptors in ring mode. * Input : - DMATxDescTab: Pointer on the first Tx desc list * - TxBuff1: Pointer on the first TxBuffer1 list * - TxBuff2: Pointer on the first TxBuffer2 list * - TxBuffCount: Number of the used Tx desc in the list * Note: see decriptor skip length defined in ETH_DMA_InitStruct for the number of Words to skip between two unchained descriptors. * Output : None * Return : None *******************************************************************************/ void ETH_DMATxDescRingInit(ETH_DMADESCTypeDef *DMATxDescTab, u8 *TxBuff1, u8 *TxBuff2, u32 TxBuffCount) { u32 i = 0; ETH_DMADESCTypeDef *DMATxDesc; /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */ DMATxDescToSet = DMATxDescTab; /* Fill each DMATxDesc descriptor with the right values */ for(i=0; i < TxBuffCount; i++) { /* Get the pointer on the ith member of the Tx Desc list */ DMATxDesc = DMATxDescTab + i; /* Set Buffer1 address pointer */ DMATxDesc->Buffer1Addr = (u32)(&TxBuff1[i*ETH_MAX_PACKET_SIZE]); /* Set Buffer2 address pointer */ DMATxDesc->Buffer2NextDescAddr = (u32)(&TxBuff2[i*ETH_MAX_PACKET_SIZE]); /* Set Transmit End of Ring bit for last descriptor: The DMA returns to the base address of the list, creating a Desciptor Ring */ if(i == (TxBuffCount-1)) { /* Set Transmit End of Ring bit */ DMATxDesc->Status = ETH_DMATxDesc_TER; } } /* Set Transmit Desciptor List Address Register */ ETH_DMA->DMATDLAR = (u32) DMATxDescTab; } /******************************************************************************* * Function Name : ETH_GetDMATxDescFlagStatus * Desciption : Checks whether the specified ETHERNET DMA Tx Desc flag is set or not. * Input : - DMATxDesc: pointer on a DMA Tx descriptor * - ETH_DMATxDescFlag: specifies the flag to check. * This parameter can be one of the following values: * - ETH_DMATxDesc_OWN : OWN bit: descriptor is owned by DMA engine * - ETH_DMATxDesc_IC : Interrupt on completetion * - ETH_DMATxDesc_LS : Last Segment * - ETH_DMATxDesc_FS : First Segment * - ETH_DMATxDesc_DC : Disable CRC * - ETH_DMATxDesc_DP : Disable Pad * - ETH_DMATxDesc_TTSE: Transmit Time Stamp Enable * - ETH_DMATxDesc_TER : Transmit End of Ring * - ETH_DMATxDesc_TCH : Second Address Chained * - ETH_DMATxDesc_TTSS: Tx Time Stamp Status * - ETH_DMATxDesc_IHE : IP Header Error * - ETH_DMATxDesc_ES : Error summary * - ETH_DMATxDesc_JT : Jabber Timeout * - ETH_DMATxDesc_FF : Frame Flushed: DMA/MTL flushed the frame due to SW flush * - ETH_DMATxDesc_PCE : Payload Checksum Error * - ETH_DMATxDesc_LCA : Loss of Carrier: carrier lost during tramsmission * - ETH_DMATxDesc_NC : No Carrier: no carrier signal from the tranceiver * - ETH_DMATxDesc_LCO : Late Collision: transmission aborted due to collision * - ETH_DMATxDesc_EC : Excessive Collision: transmission aborted after 16 collisions * - ETH_DMATxDesc_VF : VLAN Frame * - ETH_DMATxDesc_CC : Collision Count * - ETH_DMATxDesc_ED : Excessive Deferral * - ETH_DMATxDesc_UF : Underflow Error: late data arrival from the memory * - ETH_DMATxDesc_DB : Deferred Bit * Output : None * Return : The new state of ETH_DMATxDescFlag (SET or RESET). *******************************************************************************/ FlagStatus ETH_GetDMATxDescFlagStatus(ETH_DMADESCTypeDef *DMATxDesc, u32 ETH_DMATxDescFlag) { FlagStatus bitstatus = RESET; /* Check the parameters */ eth_assert_param(IS_ETH_DMATxDESC_GET_FLAG(ETH_DMATxDescFlag)); if ((DMATxDesc->Status & ETH_DMATxDescFlag) != (u32)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /******************************************************************************* * Function Name : ETH_GetDMATxDescCollisionCount * Desciption : Returns the specified ETHERNET DMA Tx Desc collision count. * Input : - DMATxDesc: pointer on a DMA Tx descriptor * Output : None * Return : The Transmit descriptor collision counter value. *******************************************************************************/ u32 ETH_GetDMATxDescCollisionCount(ETH_DMADESCTypeDef *DMATxDesc) { /* Return the Receive descriptor frame length */ return ((DMATxDesc->Status & ETH_DMATxDesc_CC) >> ETH_DMATxDesc_CollisionCountShift); } /******************************************************************************* * Function Name : ETH_SetDMATxDescOwnBit * Desciption : Set the specified DMA Tx Desc Own bit. * Input : - DMATxDesc: Pointer on a Tx desc * Output : None * Return : None *******************************************************************************/ void ETH_SetDMATxDescOwnBit(ETH_DMADESCTypeDef *DMATxDesc) { /* Set the DMA Tx Desc Own bit */ DMATxDesc->Status |= ETH_DMATxDesc_OWN; } /******************************************************************************* * Function Name : ETH_DMATxDescTransmitITConfig * Desciption : Enables or disables the specified DMA Tx Desc Transmit interrupt. * Input : - DMATxDesc: Pointer on a Tx desc * - NewState: new state of the DMA Tx Desc transmit interrupt. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_DMATxDescTransmitITConfig(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the DMA Tx Desc Transmit interrupt */ DMATxDesc->Status |= ETH_DMATxDesc_IC; } else { /* Disable the DMA Tx Desc Transmit interrupt */ DMATxDesc->Status &=(~(u32)ETH_DMATxDesc_IC); } } /******************************************************************************* * Function Name : ETH_DMATxDescFrameSegmentConfig * Desciption : Enables or disables the specified DMA Tx Desc Transmit interrupt. * Input : - DMATxDesc: Pointer on a Tx desc * - FrameSegment: specifies is the actual Tx desc contain last or first segment. * This parameter can be one of the following values: * - ETH_DMATxDesc_LastSegment : actual Tx desc contain last segment * - ETH_DMATxDesc_FirstSegment : actual Tx desc contain first segment * Output : None * Return : None *******************************************************************************/ void ETH_DMATxDescFrameSegmentConfig(ETH_DMADESCTypeDef *DMATxDesc, u32 DMATxDesc_FrameSegment) { /* Check the parameters */ eth_assert_param(IS_ETH_DMA_TXDESC_SEGMENT(DMATxDesc_FrameSegment)); /* Selects the DMA Tx Desc Frame segment */ DMATxDesc->Status |= DMATxDesc_FrameSegment; } /******************************************************************************* * Function Name : ETH_DMATxDescChecksumInsertionConfig * Desciption : Selects the specified ETHERNET DMA Tx Desc Checksum Insertion. * Input : - DMATxDesc: pointer on a DMA Tx descriptor * - Checksum: specifies is the DMA Tx desc checksum insertion. * This parameter can be one of the following values: * - ETH_DMATxDesc_ChecksumByPass : Checksum bypass * - ETH_DMATxDesc_ChecksumIPV4Header : IPv4 header checksum * - ETH_DMATxDesc_ChecksumTCPUDPICMPSegment : TCP/UDP/ICMP checksum. Pseudo header checksum is assumed to be present * - ETH_DMATxDesc_ChecksumTCPUDPICMPFull : TCP/UDP/ICMP checksum fully in hardware including pseudo header * Output : None * Return : The Transmit descriptor collision. *******************************************************************************/ void ETH_DMATxDescChecksumInsertionConfig(ETH_DMADESCTypeDef *DMATxDesc, u32 DMATxDesc_Checksum) { /* Check the parameters */ eth_assert_param(IS_ETH_DMA_TXDESC_CHECKSUM(DMATxDesc_Checksum)); /* Set the selected DMA Tx desc checksum insertion control */ DMATxDesc->Status |= DMATxDesc_Checksum; } /******************************************************************************* * Function Name : ETH_DMATxDescCRCCmd * Desciption : Enables or disables the DMA Tx Desc CRC. * Input : - DMATxDesc: pointer on a DMA Tx descriptor * - NewState: new state of the specified DMA Tx Desc CRC. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_DMATxDescCRCCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected DMA Tx Desc CRC */ DMATxDesc->Status &= (~(u32)ETH_DMATxDesc_DC); } else { /* Disable the selected DMA Tx Desc CRC */ DMATxDesc->Status |= ETH_DMATxDesc_DC; } } /******************************************************************************* * Function Name : ETH_DMATxDescEndOfRingCmd * Desciption : Enables or disables the DMA Tx Desc end of ring. * Input : - DMATxDesc: pointer on a DMA Tx descriptor * - NewState: new state of the specified DMA Tx Desc end of ring. * This parameter can be: ENABLE or DISABLE. * Output : NoneH * Return : None *******************************************************************************/ void ETH_DMATxDescEndOfRingCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected DMA Tx Desc end of ring */ DMATxDesc->Status |= ETH_DMATxDesc_TER; } else { /* Disable the selected DMA Tx Desc end of ring */ DMATxDesc->Status &= (~(u32)ETH_DMATxDesc_TER); } } /******************************************************************************* * Function Name : ETH_DMATxDescSecondAddressChainedCmd * Desciption : Enables or disables the DMA Tx Desc second address chained. * Input : - DMATxDesc: pointer on a DMA Tx descriptor * - NewState: new state of the specified DMA Tx Desc second address chained. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_DMATxDescSecondAddressChainedCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected DMA Tx Desc second address chained */ DMATxDesc->Status |= ETH_DMATxDesc_TCH; } else { /* Disable the selected DMA Tx Desc second address chained */ DMATxDesc->Status &=(~(u32)ETH_DMATxDesc_TCH); } } /******************************************************************************* * Function Name : ETH_DMATxDescShortFramePaddingCmd * Desciption : Enables or disables the DMA Tx Desc padding for frame shorter than 64 bytes. * Input : - DMATxDesc: pointer on a DMA Tx descriptor * - NewState: new state of the specified DMA Tx Desc padding for * frame shorter than 64 bytes. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_DMATxDescShortFramePaddingCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected DMA Tx Desc padding for frame shorter than 64 bytes */ DMATxDesc->Status &= (~(u32)ETH_DMATxDesc_DP); } else { /* Disable the selected DMA Tx Desc padding for frame shorter than 64 bytes*/ DMATxDesc->Status |= ETH_DMATxDesc_DP; } } /******************************************************************************* * Function Name : ETH_DMATxDescTimeStampCmd * Desciption : Enables or disables the DMA Tx Desc time stamp. * Input : - DMATxDesc: pointer on a DMA Tx descriptor * - NewState: new state of the specified DMA Tx Desc time stamp. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_DMATxDescTimeStampCmd(ETH_DMADESCTypeDef *DMATxDesc, FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected DMA Tx Desc time stamp */ DMATxDesc->Status |= ETH_DMATxDesc_TTSE; } else { /* Disable the selected DMA Tx Desc time stamp */ DMATxDesc->Status &=(~(u32)ETH_DMATxDesc_TTSE); } } /******************************************************************************* * Function Name : ETH_DMATxDescBufferSizeConfig * Desciption : Configures the specified DMA Tx Desc buffer1 and buffer2 sizes. * Input : - DMATxDesc: Pointer on a Tx desc * - BufferSize1: specifies the Tx desc buffer1 size. * - BufferSize2: specifies the Tx desc buffer2 size (put "0" if not used). * Output : None * Return : None *******************************************************************************/ void ETH_DMATxDescBufferSizeConfig(ETH_DMADESCTypeDef *DMATxDesc, u32 BufferSize1, u32 BufferSize2) { /* Check the parameters */ eth_assert_param(IS_ETH_DMATxDESC_BUFFER_SIZE(BufferSize1)); eth_assert_param(IS_ETH_DMATxDESC_BUFFER_SIZE(BufferSize2)); /* Set the DMA Tx Desc buffer1 and buffer2 sizes values */ DMATxDesc->ControlBufferSize |= (BufferSize1 | (BufferSize2 << ETH_DMATxDesc_BufferSize2Shift)); } /******************************************************************************* * Function Name : ETH_DMARxDescChainInit * Desciption : Initializes the DMA Rx descriptors in chain mode. * Input : - DMARxDescTab: Pointer on the first Rx desc list * - RxBuff: Pointer on the first RxBuffer list * - RxBuffCount: Number of the used Rx desc in the list * Output : None * Return : None *******************************************************************************/ void ETH_DMARxDescChainInit(ETH_DMADESCTypeDef *DMARxDescTab, u8 *RxBuff, u32 RxBuffCount) { u32 i = 0; ETH_DMADESCTypeDef *DMARxDesc; /* Set the DMARxDescToGet pointer with the first one of the DMARxDescTab list */ DMARxDescToGet = DMARxDescTab; /* Fill each DMARxDesc descriptor with the right values */ for(i=0; i < RxBuffCount; i++) { /* Get the pointer on the ith member of the Rx Desc list */ DMARxDesc = DMARxDescTab+i; /* Set Own bit of the Rx descriptor Status */ DMARxDesc->Status = ETH_DMARxDesc_OWN; // DMARxDesc->Status = 0; /* Set Buffer1 size and Second Address Chained bit */ DMARxDesc->ControlBufferSize = ETH_DMARxDesc_RCH | (u32)ETH_MAX_PACKET_SIZE; /* Set Buffer1 address pointer */ DMARxDesc->Buffer1Addr = (u32)*((u32*)RxBuff + i); /* Initialize the next descriptor with the Next Desciptor Polling Enable */ if(i < (RxBuffCount-1)) { /* Set next descriptor address register with next descriptor base address */ DMARxDesc->Buffer2NextDescAddr = (u32)(DMARxDescTab+i+1); } else { /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ DMARxDesc->Buffer2NextDescAddr = (u32)(DMARxDescTab); } } /* Set Receive Desciptor List Address Register */ ETH_DMA->DMARDLAR = (u32) DMARxDescTab; } /******************************************************************************* * Function Name : ETH_DMARxDescRingInit * Desciption : Initializes the DMA Rx descriptors in ring mode. * Input : - DMARxDescTab: Pointer on the first Rx desc list * - RxBuff1: Pointer on the first RxBuffer1 list * - RxBuff2: Pointer on the first RxBuffer2 list * - RxBuffCount: Number of the used Rx desc in the list * Note: see decriptor skip length defined in ETH_DMA_InitStruct for the number of Words to skip between two unchained descriptors. * Output : None * Return : None *******************************************************************************/ void ETH_DMARxDescRingInit(ETH_DMADESCTypeDef *DMARxDescTab, u8 *RxBuff1, u8 *RxBuff2, u32 RxBuffCount) { u32 i = 0; ETH_DMADESCTypeDef *DMARxDesc; /* Set the DMARxDescToGet pointer with the first one of the DMARxDescTab list */ DMARxDescToGet = DMARxDescTab; /* Fill each DMARxDesc descriptor with the right values */ for(i=0; i < RxBuffCount; i++) { /* Get the pointer on the ith member of the Rx Desc list */ DMARxDesc = DMARxDescTab+i; /* Set Own bit of the Rx descriptor Status */ DMARxDesc->Status = ETH_DMARxDesc_OWN; /* Set Buffer1 size */ DMARxDesc->ControlBufferSize = ETH_MAX_PACKET_SIZE; /* Set Buffer1 address pointer */ DMARxDesc->Buffer1Addr = (u32)(&RxBuff1[i*ETH_MAX_PACKET_SIZE]); /* Set Buffer2 address pointer */ DMARxDesc->Buffer2NextDescAddr = (u32)(&RxBuff2[i*ETH_MAX_PACKET_SIZE]); /* Set Receive End of Ring bit for last descriptor: The DMA returns to the base address of the list, creating a Desciptor Ring */ if(i == (RxBuffCount-1)) { /* Set Receive End of Ring bit */ DMARxDesc->ControlBufferSize |= ETH_DMARxDesc_RER; } } /* Set Receive Desciptor List Address Register */ ETH_DMA->DMARDLAR = (u32) DMARxDescTab; } /******************************************************************************* * Function Name : ETH_GetDMARxDescFlagStatus * Desciption : Checks whether the specified ETHERNET Rx Desc flag is set or not. * Input : - DMARxDesc: pointer on a DMA Rx descriptor * - ETH_DMARxDescFlag: specifies the flag to check. * This parameter can be one of the following values: * - ETH_DMARxDesc_OWN: OWN bit: descriptor is owned by DMA engine * - ETH_DMARxDesc_AFM: DA Filter Fail for the rx frame * - ETH_DMARxDesc_ES: Error summary * - ETH_DMARxDesc_DE: Desciptor error: no more descriptors for receive frame * - ETH_DMARxDesc_SAF: SA Filter Fail for the received frame * - ETH_DMARxDesc_LE: Frame size not matching with length field * - ETH_DMARxDesc_OE: Overflow Error: Frame was damaged due to buffer overflow * - ETH_DMARxDesc_VLAN: VLAN Tag: received frame is a VLAN frame * - ETH_DMARxDesc_FS: First descriptor of the frame * - ETH_DMARxDesc_LS: Last descriptor of the frame * - ETH_DMARxDesc_IPV4HCE: IPC Checksum Error/Giant Frame: Rx Ipv4 header checksum error * - ETH_DMARxDesc_RxLongFrame: (Giant Frame)Rx - frame is longer than 1518/1522 * - ETH_DMARxDesc_LC: Late collision occurred during reception * - ETH_DMARxDesc_FT: Frame type - Ethernet, otherwise 802.3 * - ETH_DMARxDesc_RWT: Receive Watchdog Timeout: watchdog timer expired during reception * - ETH_DMARxDesc_RE: Receive error: error reported by MII interface * - ETH_DMARxDesc_DE: Dribble bit error: frame contains non int multiple of 8 bits * - ETH_DMARxDesc_CE: CRC error * - ETH_DMARxDesc_MAMPCE: Rx MAC Address/Payload Checksum Error: Rx MAC address matched/ Rx Payload Checksum Error * Output : None * Return : The new state of ETH_DMARxDescFlag (SET or RESET). *******************************************************************************/ FlagStatus ETH_GetDMARxDescFlagStatus(ETH_DMADESCTypeDef *DMARxDesc, u32 ETH_DMARxDescFlag) { FlagStatus bitstatus = RESET; /* Check the parameters */ eth_assert_param(IS_ETH_DMARxDESC_GET_FLAG(ETH_DMARxDescFlag)); if ((DMARxDesc->Status & ETH_DMARxDescFlag) != (u32)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /******************************************************************************* * Function Name : ETH_SetDMARxDescOwnBit * Desciption : Set the specified DMA Rx Desc Own bit. * Input : - DMARxDesc: Pointer on a Rx desc * Output : None * Return : None *******************************************************************************/ void ETH_SetDMARxDescOwnBit(ETH_DMADESCTypeDef *DMARxDesc) { /* Set the DMA Rx Desc Own bit */ DMARxDesc->Status |= ETH_DMARxDesc_OWN; } /******************************************************************************* * Function Name : ETH_GetDMARxDescFrameLength * Desciption : Returns the specified DMA Rx Desc frame length. * Input : - DMARxDesc: pointer on a DMA Rx descriptor * Output : None * Return : The Rx descriptor received frame length. *******************************************************************************/ u32 ETH_GetDMARxDescFrameLength(ETH_DMADESCTypeDef *DMARxDesc) { /* Return the Receive descriptor frame length */ return ((DMARxDesc->Status & ETH_DMARxDesc_FL) >> ETH_DMARxDesc_FrameLengthShift); } /******************************************************************************* * Function Name : ETH_DMARxDescReceiveITConfig * Desciption : Enables or disables the specified DMA Rx Desc receive interrupt. * Input : - DMARxDesc: Pointer on a Rx desc * - NewState: new state of the specified DMA Rx Desc interrupt. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_DMARxDescReceiveITConfig(ETH_DMADESCTypeDef *DMARxDesc, FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the DMA Rx Desc receive interrupt */ DMARxDesc->ControlBufferSize &=(~(u32)ETH_DMARxDesc_DIC); } else { /* Disable the DMA Rx Desc receive interrupt */ DMARxDesc->ControlBufferSize |= ETH_DMARxDesc_DIC; } } /******************************************************************************* * Function Name : ETH_DMARxDescEndOfRingCmd * Desciption : Enables or disables the DMA Rx Desc end of ring. * Input : - DMARxDesc: pointer on a DMA Rx descriptor * - NewState: new state of the specified DMA Rx Desc end of ring. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_DMARxDescEndOfRingCmd(ETH_DMADESCTypeDef *DMARxDesc, FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected DMA Rx Desc end of ring */ DMARxDesc->ControlBufferSize |= ETH_DMARxDesc_RER; } else { /* Disable the selected DMA Rx Desc end of ring */ DMARxDesc->ControlBufferSize &=(~(u32)ETH_DMARxDesc_RER); } } /******************************************************************************* * Function Name : ETH_DMARxDescSecondAddressChainedCmd * Desciption : Enables or disables the DMA Rx Desc second address chained. * Input : - DMARxDesc: pointer on a DMA Rx descriptor * - NewState: new state of the specified DMA Rx Desc second address chained. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_DMARxDescSecondAddressChainedCmd(ETH_DMADESCTypeDef *DMARxDesc, FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected DMA Rx Desc second address chained */ DMARxDesc->ControlBufferSize |= ETH_DMARxDesc_RCH; } else { /* Disable the selected DMA Rx Desc second address chained */ DMARxDesc->ControlBufferSize &=(~(u32)ETH_DMARxDesc_RCH); } } /******************************************************************************* * Function Name : ETH_GetDMARxDescBufferSize * Desciption : Returns the specified ETHERNET DMA Rx Desc buffer size. * Input : - DMARxDesc: pointer on a DMA Rx descriptor * - DMARxDesc_Buffer: specifies the DMA Rx Desc buffer. * This parameter can be any one of the following values: * - ETH_DMARxDesc_Buffer1 : DMA Rx Desc Buffer1 * - ETH_DMARxDesc_Buffer2 : DMA Rx Desc Buffer2 * Output : None * Return : The Receive descriptor frame length. *******************************************************************************/ u32 ETH_GetDMARxDescBufferSize(ETH_DMADESCTypeDef *DMARxDesc, u32 DMARxDesc_Buffer) { /* Check the parameters */ eth_assert_param(IS_ETH_DMA_RXDESC_BUFFER(DMARxDesc_Buffer)); if(DMARxDesc_Buffer != ETH_DMARxDesc_Buffer1) { /* Return the DMA Rx Desc buffer2 size */ return ((DMARxDesc->ControlBufferSize & ETH_DMARxDesc_RBS2) >> ETH_DMARxDesc_Buffer2SizeShift); } else { /* Return the DMA Rx Desc buffer1 size */ return (DMARxDesc->ControlBufferSize & ETH_DMARxDesc_RBS1); } } /*--------------------------------- DMA ------------------------------------*/ /******************************************************************************* * Function Name : ETH_SoftwareReset * Desciption : Resets all MAC subsystem internal registers and logic. * Input : None * Output : None * Return : None *******************************************************************************/ void ETH_SoftwareReset(void) { /* Set the SWR bit: resets all MAC subsystem internal registers and logic */ /* After reset all the registers holds their respective reset values */ ETH_DMA->DMABMR |= ETH_DMABMR_SR; } /******************************************************************************* * Function Name : ETH_GetSoftwareResetStatus * Desciption : Checks whether the ETHERNET software reset bit is set or not. * Input : None * Output : None * Return : The new state of DMA Bus Mode register SR bit (SET or RESET). *******************************************************************************/ FlagStatus ETH_GetSoftwareResetStatus(void) { FlagStatus bitstatus = RESET; if((ETH_DMA->DMABMR & ETH_DMABMR_SR) != (u32)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /******************************************************************************* * Function Name : ETH_GetDMAFlagStatus * Desciption : Checks whether the specified ETHERNET DMA flag is set or not. * Input : - ETH_DMA_IT: specifies the flag to check. * This parameter can be one of the following values: * - ETH_DMA_FLAG_TST : Time-stamp trigger flag * - ETH_DMA_FLAG_PMT : PMT flag * - ETH_DMA_FLAG_MMC : MMC flag * - ETH_DMA_FLAG_DataTransferError : Error bits 0-data buffer, 1-desc. access * - ETH_DMA_FLAG_ReadWriteError : Error bits 0-write trnsf, 1-read transfr * - ETH_DMA_FLAG_AccessError : Error bits 0-Rx DMA, 1-Tx DMA * - ETH_DMA_FLAG_NIS : Normal interrupt summary flag * - ETH_DMA_FLAG_AIS : Abnormal interrupt summary flag * - ETH_DMA_FLAG_ER : Early receive flag * - ETH_DMA_FLAG_FBE : Fatal bus error flag * - ETH_DMA_FLAG_ET : Early transmit flag * - ETH_DMA_FLAG_RWT : Receive watchdog timeout flag * - ETH_DMA_FLAG_RPS : Receive process stopped flag * - ETH_DMA_FLAG_RBU : Receive buffer unavailable flag * - ETH_DMA_FLAG_R : Receive flag * - ETH_DMA_FLAG_TU : Underflow flag * - ETH_DMA_FLAG_RO : Overflow flag * - ETH_DMA_FLAG_TJT : Transmit jabber timeout flag * - ETH_DMA_FLAG_TBU : Transmit buffer unavailable flag * - ETH_DMA_FLAG_TPS : Transmit process stopped flag * - ETH_DMA_FLAG_T : Transmit flag * Output : None * Return : The new state of ETH_DMA_FLAG (SET or RESET). *******************************************************************************/ FlagStatus ETH_GetDMAFlagStatus(u32 ETH_DMA_FLAG) { FlagStatus bitstatus = RESET; /* Check the parameters */ eth_assert_param(IS_ETH_DMA_GET_IT(ETH_DMA_FLAG)); if ((ETH_DMA->DMASR & ETH_DMA_FLAG) != (u32)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /******************************************************************************* * Function Name : ETH_DMAClearFlag * Desciption : Clears the ETHERNET?s DMA pending flag. * Input : - ETH_DMA_FLAG: specifies the flag to clear. * This parameter can be any combination of the following values: * - ETH_DMA_FLAG_NIS : Normal interrupt summary flag * - ETH_DMA_FLAG_AIS : Abnormal interrupt summary flag * - ETH_DMA_FLAG_ER : Early receive flag * - ETH_DMA_FLAG_FBE : Fatal bus error flag * - ETH_DMA_FLAG_ETI : Early transmit flag * - ETH_DMA_FLAG_RWT : Receive watchdog timeout flag * - ETH_DMA_FLAG_RPS : Receive process stopped flag * - ETH_DMA_FLAG_RBU : Receive buffer unavailable flag * - ETH_DMA_FLAG_R : Receive flag * - ETH_DMA_FLAG_TU : Transmit Underflow flag * - ETH_DMA_FLAG_RO : Receive Overflow flag * - ETH_DMA_FLAG_TJT : Transmit jabber timeout flag * - ETH_DMA_FLAG_TBU : Transmit buffer unavailable flag * - ETH_DMA_FLAG_TPS : Transmit process stopped flag * - ETH_DMA_FLAG_T : Transmit flag * Output : None * Return : None *******************************************************************************/ void ETH_DMAClearFlag(u32 ETH_DMA_FLAG) { /* Check the parameters */ eth_assert_param(IS_ETH_DMA_FLAG(ETH_DMA_FLAG)); /* Clear the selected ETHERNET DMA FLAG */ ETH_DMA->DMASR = (u32) ETH_DMA_FLAG; } /******************************************************************************* * Function Name : ETH_GetDMAITStatus * Desciption : Checks whether the specified ETHERNET DMA interrupt has occured or not. * Input : - ETH_DMA_IT: specifies the interrupt source to check. * This parameter can be one of the following values: * - ETH_DMA_IT_TST : Time-stamp trigger interrupt * - ETH_DMA_IT_PMT : PMT interrupt * - ETH_DMA_IT_MMC : MMC interrupt * - ETH_DMA_IT_NIS : Normal interrupt summary * - ETH_DMA_IT_AIS : Abnormal interrupt summary * - ETH_DMA_IT_ER : Early receive interrupt * - ETH_DMA_IT_FBE : Fatal bus error interrupt * - ETH_DMA_IT_ET : Early transmit interrupt * - ETH_DMA_IT_RWT : Receive watchdog timeout interrupt * - ETH_DMA_IT_RPS : Receive process stopped interrupt * - ETH_DMA_IT_RBU : Receive buffer unavailable interrupt * - ETH_DMA_IT_R : Receive interrupt * - ETH_DMA_IT_TU : Underflow interrupt * - ETH_DMA_IT_RO : Overflow interrupt * - ETH_DMA_IT_TJT : Transmit jabber timeout interrupt * - ETH_DMA_IT_TBU : Transmit buffer unavailable interrupt * - ETH_DMA_IT_TPS : Transmit process stopped interrupt * - ETH_DMA_IT_T : Transmit interrupt * Output : None * Return : The new state of ETH_DMA_IT (SET or RESET). *******************************************************************************/ ITStatus ETH_GetDMAITStatus(u32 ETH_DMA_IT) { ITStatus bitstatus = RESET; /* Check the parameters */ eth_assert_param(IS_ETH_DMA_GET_IT(ETH_DMA_IT)); if ((ETH_DMA->DMASR & ETH_DMA_IT) != (u32)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /******************************************************************************* * Function Name : ETH_DMAClearITPendingBit * Desciption : Clears the ETHERNET?s DMA IT pending bit. * Input : - ETH_DMA_IT: specifies the interrupt pending bit to clear. * This parameter can be any combination of the following values: * - ETH_DMA_IT_NIS : Normal interrupt summary * - ETH_DMA_IT_AIS : Abnormal interrupt summary * - ETH_DMA_IT_ER : Early receive interrupt * - ETH_DMA_IT_FBE : Fatal bus error interrupt * - ETH_DMA_IT_ETI : Early transmit interrupt * - ETH_DMA_IT_RWT : Receive watchdog timeout interrupt * - ETH_DMA_IT_RPS : Receive process stopped interrupt * - ETH_DMA_IT_RBU : Receive buffer unavailable interrupt * - ETH_DMA_IT_R : Receive interrupt * - ETH_DMA_IT_TU : Transmit Underflow interrupt * - ETH_DMA_IT_RO : Receive Overflow interrupt * - ETH_DMA_IT_TJT : Transmit jabber timeout interrupt * - ETH_DMA_IT_TBU : Transmit buffer unavailable interrupt * - ETH_DMA_IT_TPS : Transmit process stopped interrupt * - ETH_DMA_IT_T : Transmit interrupt * Output : None * Return : None *******************************************************************************/ void ETH_DMAClearITPendingBit(u32 ETH_DMA_IT) { /* Check the parameters */ eth_assert_param(IS_ETH_DMA_IT(ETH_DMA_IT)); /* Clear the selected ETHERNET DMA IT */ ETH_DMA->DMASR = (u32) ETH_DMA_IT; } /******************************************************************************* * Function Name : ETH_GetDMATransmitProcessState * Desciption : Returns the ETHERNET DMA Transmit Process State. * Input : None * Output : None * Return : The new ETHERNET DMA Transmit Process State: * This can be one of the following values: * - ETH_DMA_TransmitProcess_Stopped : Stopped - Reset or Stop Tx Command issued * - ETH_DMA_TransmitProcess_Fetching : Running - fetching the Tx descriptor * - ETH_DMA_TransmitProcess_Waiting : Running - waiting for status * - ETH_DMA_TransmitProcess_Reading : unning - reading the data from host memory * - ETH_DMA_TransmitProcess_Suspended : Suspended - Tx Desciptor unavailabe * - ETH_DMA_TransmitProcess_Closing : Running - closing Rx descriptor *******************************************************************************/ u32 ETH_GetTransmitProcessState(void) { return ((u32)(ETH_DMA->DMASR & ETH_DMASR_TS)); } /******************************************************************************* * Function Name : ETH_GetDMAReceiveProcessState * Desciption : Returns the ETHERNET DMA Receive Process State. * Input : None * Output : None * Return : The new ETHERNET DMA Receive Process State: * This can be one of the following values: * - ETH_DMA_ReceiveProcess_Stopped : Stopped - Reset or Stop Rx Command issued * - ETH_DMA_ReceiveProcess_Fetching : Running - fetching the Rx descriptor * - ETH_DMA_ReceiveProcess_Waiting : Running - waiting for packet * - ETH_DMA_ReceiveProcess_Suspended : Suspended - Rx Desciptor unavailable * - ETH_DMA_ReceiveProcess_Closing : Running - closing descriptor * - ETH_DMA_ReceiveProcess_Queuing : Running - queuing the recieve frame into host memory *******************************************************************************/ u32 ETH_GetReceiveProcessState(void) { return ((u32)(ETH_DMA->DMASR & ETH_DMASR_RS)); } /******************************************************************************* * Function Name : ETH_FlushTransmitFIFO * Desciption : Clears the ETHERNET transmit FIFO. * Input : None * Output : None * Return : None *******************************************************************************/ void ETH_FlushTransmitFIFO(void) { /* Set the Flush Transmit FIFO bit */ ETH_DMA->DMAOMR |= ETH_DMAOMR_FTF; } /******************************************************************************* * Function Name : ETH_GetFlushTransmitFIFOStatus * Desciption : Checks whether the ETHERNET transmit FIFO bit is cleared or not. * Input : None * Output : None * Return : The new state of ETHERNET flush transmit FIFO bit (SET or RESET). *******************************************************************************/ FlagStatus ETH_GetFlushTransmitFIFOStatus(void) { FlagStatus bitstatus = RESET; if ((ETH_DMA->DMAOMR & ETH_DMAOMR_FTF) != (u32)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /******************************************************************************* * Function Name : ETH_DMATransmissionCmd * Desciption : Enables or disables the DMA transmission. * Input : - NewState: new state of the DMA transmission. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_DMATransmissionCmd(FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the DMA transmission */ ETH_DMA->DMAOMR |= ETH_DMAOMR_ST; } else { /* Disable the DMA transmission */ ETH_DMA->DMAOMR &= ~ETH_DMAOMR_ST; } } /******************************************************************************* * Function Name : ETH_DMAReceptionCmd * Desciption : Enables or disables the DMA reception. * Input : - NewState: new state of the DMA reception. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_DMAReceptionCmd(FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the DMA reception */ ETH_DMA->DMAOMR |= ETH_DMAOMR_SR; } else { /* Disable the DMA reception */ ETH_DMA->DMAOMR &= ~ETH_DMAOMR_SR; } } /******************************************************************************* * Function Name : ETH_DMAITConfig * Desciption : Enables or disables the specified ETHERNET DMA interrupts. * Input : - ETH_DMA_IT: specifies the ETHERNET DMA interrupt sources to be * enabled or disabled. * This parameter can be any combination of the following values: * - ETH_DMA_IT_NIS : Normal interrupt summary * - ETH_DMA_IT_AIS : Abnormal interrupt summary * - ETH_DMA_IT_ER : Early receive interrupt * - ETH_DMA_IT_FBE : Fatal bus error interrupt * - ETH_DMA_IT_ET : Early transmit interrupt * - ETH_DMA_IT_RWT : Receive watchdog timeout interrupt * - ETH_DMA_IT_RPS : Receive process stopped interrupt * - ETH_DMA_IT_RBU : Receive buffer unavailable interrupt * - ETH_DMA_IT_R : Receive interrupt * - ETH_DMA_IT_TU : Underflow interrupt * - ETH_DMA_IT_RO : Overflow interrupt * - ETH_DMA_IT_TJT : Transmit jabber timeout interrupt * - ETH_DMA_IT_TBU : Transmit buffer unavailable interrupt * - ETH_DMA_IT_TPS : Transmit process stopped interrupt * - ETH_DMA_IT_T : Transmit interrupt * - NewState: new state of the specified ETHERNET DMA interrupts. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_DMAITConfig(u32 ETH_DMA_IT, FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_ETH_DMA_IT(ETH_DMA_IT)); eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the selected ETHERNET DMA interrupts */ ETH_DMA->DMAIER |= ETH_DMA_IT; } else { /* Disable the selected ETHERNET DMA interrupts */ ETH_DMA->DMAIER &=(~(u32)ETH_DMA_IT); } } /******************************************************************************* * Function Name : ETH_GetDMAOverflowStatus * Desciption : Checks whether the specified ETHERNET DMA overflow flag is set or not. * Input : - ETH_DMA_Overflow: specifies the DMA overflow flag to check. * This parameter can be one of the following values: * - ETH_DMA_Overflow_RxFIFOCounter : Overflow for FIFO Overflow Counter * - ETH_DMA_Overflow_MissedFrameCounter : Overflow for Missed Frame Counter * Output : None * Return : The new state of ETHERNET DMA overflow Flag (SET or RESET). *******************************************************************************/ FlagStatus ETH_GetDMAOverflowStatus(u32 ETH_DMA_Overflow) { FlagStatus bitstatus = RESET; /* Check the parameters */ eth_assert_param(IS_ETH_DMA_GET_OVERFLOW(ETH_DMA_Overflow)); if ((ETH_DMA->DMAMFBOCR & ETH_DMA_Overflow) != (u32)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /******************************************************************************* * Function Name : ETH_GetRxOverflowMissedFrameCounter * Desciption : Get the ETHERNET DMA Rx Overflow Missed Frame Counter value. * Input : None * Output : None * Return : The value of Rx overflow Missed Frame Counter. *******************************************************************************/ u32 ETH_GetRxOverflowMissedFrameCounter(void) { return ((u32)((ETH_DMA->DMAMFBOCR & ETH_DMAMFBOCR_MFA)>>ETH_DMA_RxOverflowMissedFramesCounterShift)); } /******************************************************************************* * Function Name : ETH_GetBufferUnavailableMissedFrameCounter * Desciption : Get the ETHERNET DMA Buffer Unavailable Missed Frame Counter value. * Input : None * Output : None * Return : The value of Buffer unavailable Missed Frame Counter. *******************************************************************************/ u32 ETH_GetBufferUnavailableMissedFrameCounter(void) { return ((u32)(ETH_DMA->DMAMFBOCR) & ETH_DMAMFBOCR_MFC); } /******************************************************************************* * Function Name : ETH_GetCurrentTxDescStartAddress * Desciption : Get the ETHERNET DMA DMACHTDR register value. * Input : None * Output : None * Return : The value of the current Tx desc start address. *******************************************************************************/ u32 ETH_GetCurrentTxDescStartAddress(void) { return ((u32)(ETH_DMA->DMACHTDR)); } /******************************************************************************* * Function Name : ETH_GetCurrentRxDescStartAddress * Desciption : Get the ETHERNET DMA DMACHRDR register value. * Input : None * Output : None * Return : The value of the current Rx desc start address. *******************************************************************************/ u32 ETH_GetCurrentRxDescStartAddress(void) { return ((u32)(ETH_DMA->DMACHRDR)); } /******************************************************************************* * Function Name : ETH_GetCurrentTxBufferAddress * Desciption : Get the ETHERNET DMA DMACHTBAR register value. * Input : None * Output : None * Return : The value of the current Tx desc buffer address. *******************************************************************************/ u32 ETH_GetCurrentTxBufferAddress(void) { return ((u32)(ETH_DMA->DMACHTBAR)); } /******************************************************************************* * Function Name : ETH_GetCurrentRxBufferAddress * Desciption : Get the ETHERNET DMA DMACHRBAR register value. * Input : None * Output : None * Return : The value of the current Rx desc buffer address. *******************************************************************************/ u32 ETH_GetCurrentRxBufferAddress(void) { return ((u32)(ETH_DMA->DMACHRBAR)); } /******************************************************************************* * Function Name : ETH_ResumeDMATransmission * Desciption : Resumes the DMA Transmission by writing to the DmaTxPollDemand * register: (the data written could be anything). This forces * the DMA to resume transmission. * Input : None * Output : None * Return : None. *******************************************************************************/ void ETH_ResumeDMATransmission(void) { ETH_DMA->DMATPDR = 0; } /******************************************************************************* * Function Name : ETH_ResumeDMAReception * Desciption : Resumes the DMA Transmission by writing to the DmaRxPollDemand * register: (the data written could be anything). This forces * the DMA to resume reception. * Input : None * Output : None * Return : None. *******************************************************************************/ void ETH_ResumeDMAReception(void) { ETH_DMA->DMARPDR = 0; } #endif /* _ETH_DMA */ /*--------------------------------- PMT ------------------------------------*/ /******************************************************************************* * Function Name : ETH_ResetWakeUpFrameFilterRegisterPointer * Desciption : Reset Wakeup frame filter register pointer. * Input : None * Output : None * Return : None *******************************************************************************/ void ETH_ResetWakeUpFrameFilterRegisterPointer(void) { /* Resets the Remote Wake-up Frame Filter register pointer to 0x0000 */ ETH_MAC->MACPMTCSR |= ETH_MACPMTCSR_WFFRPR; } /******************************************************************************* * Function Name : ETH_SetWakeUpFrameFilterRegister * Desciption : Populates the remote wakeup frame registers. * Input : - Buffer: Pointer on remote WakeUp Frame Filter Register buffer * data (8 words). * Output : None * Return : None *******************************************************************************/ void ETH_SetWakeUpFrameFilterRegister(u32 *Buffer) { u32 i = 0; /* Fill Remote Wake-up Frame Filter register with Buffer data */ for(i =0; i<ETH_WakeupRegisterLength; i++) { /* Write each time to the same register */ ETH_MAC->MACRWUFFR = Buffer[i]; } } /******************************************************************************* * Function Name : ETH_GlobalUnicastWakeUpCmd * Desciption : Enables or disables any unicast packet filtered by the MAC * (DAF) address recognition to be a wake-up frame. * Input : - NewState: new state of the MAC Global Unicast Wake-Up. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_GlobalUnicastWakeUpCmd(FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the MAC Global Unicast Wake-Up */ ETH_MAC->MACPMTCSR |= ETH_MACPMTCSR_GU; } else { /* Disable the MAC Global Unicast Wake-Up */ ETH_MAC->MACPMTCSR &= ~ETH_MACPMTCSR_GU; } } /******************************************************************************* * Function Name : ETH_GetPMTFlagStatus * Desciption : Checks whether the specified ETHERNET PMT flag is set or not. * Input : - ETH_PMT_FLAG: specifies the flag to check. * This parameter can be one of the following values: * - ETH_PMT_FLAG_WUFFRPR : Wake-Up Frame Filter Register Poniter Reset * - ETH_PMT_FLAG_WUFR : Wake-Up Frame Received * - ETH_PMT_FLAG_MPR : Magic Packet Received * Output : None * Return : The new state of ETHERNET PMT Flag (SET or RESET). *******************************************************************************/ FlagStatus ETH_GetPMTFlagStatus(u32 ETH_PMT_FLAG) { FlagStatus bitstatus = RESET; /* Check the parameters */ eth_assert_param(IS_ETH_PMT_GET_FLAG(ETH_PMT_FLAG)); if ((ETH_MAC->MACPMTCSR & ETH_PMT_FLAG) != (u32)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /******************************************************************************* * Function Name : ETH_WakeUpFrameDetectionCmd * Desciption : Enables or disables the MAC Wake-Up Frame Detection. * Input : - NewState: new state of the MAC Wake-Up Frame Detection. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_WakeUpFrameDetectionCmd(FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the MAC Wake-Up Frame Detection */ ETH_MAC->MACPMTCSR |= ETH_MACPMTCSR_WFE; } else { /* Disable the MAC Wake-Up Frame Detection */ ETH_MAC->MACPMTCSR &= ~ETH_MACPMTCSR_WFE; } } /******************************************************************************* * Function Name : ETH_MagicPacketDetectionCmd * Desciption : Enables or disables the MAC Magic Packet Detection. * Input : - NewState: new state of the MAC Magic Packet Detection. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_MagicPacketDetectionCmd(FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the MAC Magic Packet Detection */ ETH_MAC->MACPMTCSR |= ETH_MACPMTCSR_MPE; } else { /* Disable the MAC Magic Packet Detection */ ETH_MAC->MACPMTCSR &= ~ETH_MACPMTCSR_MPE; } } /******************************************************************************* * Function Name : ETH_PowerDownCmd * Desciption : Enables or disables the MAC Power Down. * Input : - NewState: new state of the MAC Power Down. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_PowerDownCmd(FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the MAC Power Down */ /* This puts the MAC in power down mode */ ETH_MAC->MACPMTCSR |= ETH_MACPMTCSR_PD; } else { /* Disable the MAC Power Down */ ETH_MAC->MACPMTCSR &= ~ETH_MACPMTCSR_PD; } } /*--------------------------------- MMC ------------------------------------*/ #ifdef _ETH_MMC /******************************************************************************* * Function Name : ETH_MMCCounterFreezeCmd * Desciption : Enables or disables the MMC Counter Freeze. * Input : - NewState: new state of the MMC Counter Freeze. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_MMCCounterFreezeCmd(FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the MMC Counter Freeze */ ETH_MMC->MMCCR |= ETH_MMCCR_MCF; } else { /* Disable the MMC Counter Freeze */ ETH_MMC->MMCCR &= ~ETH_MMCCR_MCF; } } /******************************************************************************* * Function Name : ETH_MMCResetOnReadCmd * Desciption : Enables or disables the MMC Reset On Read. * Input : - NewState: new state of the MMC Reset On Read. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_MMCResetOnReadCmd(FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the MMC Counter reset on read */ ETH_MMC->MMCCR |= ETH_MMCCR_ROR; } else { /* Disable the MMC Counter reset on read */ ETH_MMC->MMCCR &= ~ETH_MMCCR_ROR; } } /******************************************************************************* * Function Name : ETH_MMCCounterRolloverCmd * Desciption : Enables or disables the MMC Counter Stop Rollover. * Input : - NewState: new state of the MMC Counter Stop Rollover. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_MMCCounterRolloverCmd(FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Disable the MMC Counter Stop Rollover */ ETH_MMC->MMCCR &= ~ETH_MMCCR_CSR; } else { /* Enable the MMC Counter Stop Rollover */ ETH_MMC->MMCCR |= ETH_MMCCR_CSR; } } /******************************************************************************* * Function Name : ETH_MMCCountersReset * Desciption : Resets the MMC Counters. * Input : None * Output : None * Return : None *******************************************************************************/ void ETH_MMCCountersReset(void) { /* Resets the MMC Counters */ ETH_MMC->MMCCR |= ETH_MMCCR_CR; } /******************************************************************************* * Function Name : ETH_MMCITConfig * Desciption : Enables or disables the specified ETHERNET MMC interrupts. * Input : - ETH_MMC_IT: specifies the ETHERNET MMC interrupt * sources to be enabled or disabled. * This parameter can be any combination of Tx interrupt or * any combination of Rx interrupt (but not both)of the following values: * - ETH_MMC_IT_TGF : When Tx good frame counter reaches half the maximum value * - ETH_MMC_IT_TGFMSC: When Tx good multi col counter reaches half the maximum value * - ETH_MMC_IT_TGFSC : When Tx good single col counter reaches half the maximum value * - ETH_MMC_IT_RGUF : When Rx good unicast frames counter reaches half the maximum value * - ETH_MMC_IT_RFAE : When Rx alignment error counter reaches half the maximum value * - ETH_MMC_IT_RFCE : When Rx crc error counter reaches half the maximum value * - NewState: new state of the specified ETHERNET MMC interrupts. * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_MMCITConfig(u32 ETH_MMC_IT, FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_ETH_MMC_IT(ETH_MMC_IT)); eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if ((ETH_MMC_IT & (u32)0x10000000) != (u32)RESET) { /* Remove egister mak from IT */ ETH_MMC_IT &= 0xEFFFFFFF; /* ETHERNET MMC Rx interrupts selected */ if (NewState != DISABLE) { /* Enable the selected ETHERNET MMC interrupts */ ETH_MMC->MMCRIMR &=(~(u32)ETH_MMC_IT); } else { /* Disable the selected ETHERNET MMC interrupts */ ETH_MMC->MMCRIMR |= ETH_MMC_IT; } } else { /* ETHERNET MMC Tx interrupts selected */ if (NewState != DISABLE) { /* Enable the selected ETHERNET MMC interrupts */ ETH_MMC->MMCTIMR &=(~(u32)ETH_MMC_IT); } else { /* Disable the selected ETHERNET MMC interrupts */ ETH_MMC->MMCTIMR |= ETH_MMC_IT; } } } /******************************************************************************* * Function Name : ETH_GetMMCITStatus * Desciption : Checks whether the specified ETHERNET MMC IT is set or not. * Input : - ETH_MMC_IT: specifies the ETHERNET MMC interrupt. * This parameter can be one of the following values: * - ETH_MMC_IT_TxFCGC: When Tx good frame counter reaches half the maximum value * - ETH_MMC_IT_TxMCGC: When Tx good multi col counter reaches half the maximum value * - ETH_MMC_IT_TxSCGC: When Tx good single col counter reaches half the maximum value * - ETH_MMC_IT_RxUGFC: When Rx good unicast frames counter reaches half the maximum value * - ETH_MMC_IT_RxAEC : When Rx alignment error counter reaches half the maximum value * - ETH_MMC_IT_RxCEC : When Rx crc error counter reaches half the maximum value * Output : None * Return : The value of ETHERNET MMC IT (SET or RESET). *******************************************************************************/ ITStatus ETH_GetMMCITStatus(u32 ETH_MMC_IT) { ITStatus bitstatus = RESET; /* Check the parameters */ eth_assert_param(IS_ETH_MMC_GET_IT(ETH_MMC_IT)); if ((ETH_MMC_IT & (u32)0x10000000) != (u32)RESET) { /* ETHERNET MMC Rx interrupts selected */ /* Check if the ETHERNET MMC Rx selected interrupt is enabled and occured */ if ((((ETH_MMC->MMCRIR & ETH_MMC_IT) != (u32)RESET)) && ((ETH_MMC->MMCRIMR & ETH_MMC_IT) != (u32)RESET)) { bitstatus = SET; } else { bitstatus = RESET; } } else { /* ETHERNET MMC Tx interrupts selected */ /* Check if the ETHERNET MMC Tx selected interrupt is enabled and occured */ if ((((ETH_MMC->MMCTIR & ETH_MMC_IT) != (u32)RESET)) && ((ETH_MMC->MMCRIMR & ETH_MMC_IT) != (u32)RESET)) { bitstatus = SET; } else { bitstatus = RESET; } } return bitstatus; } /******************************************************************************* * Function Name : ETH_GetMMCRegister * Desciption : Get the specified ETHERNET MMC register value. * Input : - ETH_MMCReg: specifies the ETHERNET MMC register. * This parameter can be one of the following values: * - ETH_MMCCR : MMC CR register * - ETH_MMCRIR : MMC RIR register * - ETH_MMCTIR : MMC TIR register * - ETH_MMCRIMR : MMC RIMR register * - ETH_MMCTIMR : MMC TIMR register * - ETH_MMCTGFSCCR : MMC TGFSCCR register * - ETH_MMCTGFMSCCR: MMC TGFMSCCR register * - ETH_MMCTGFCR : MMC TGFCR register * - ETH_MMCRFCECR : MMC RFCECR register * - ETH_MMCRFAECR : MMC RFAECR register * - ETH_MMCRGUFCR : MMC RGUFCRregister * Output : None * Return : The value of ETHERNET MMC Register value. *******************************************************************************/ u32 ETH_GetMMCRegister(u32 ETH_MMCReg) { /* Check the parameters */ eth_assert_param(IS_ETH_MMC_REGISTER(ETH_MMCReg)); /* Return the selected register value */ return (*(vu32 *)(ETH_MAC_BASE + ETH_MMCReg)); } #endif /* _ETH_MMC */ /*--------------------------------- PTP ------------------------------------*/ #ifdef _ETH_PTP /******************************************************************************* * Function Name : ETH_EnablePTPTimeStampAddend * Desciption : Updated the PTP block for fine correction with the Time Stamp * Addend register value. * Input : None * Output : None * Return : None *******************************************************************************/ void ETH_EnablePTPTimeStampAddend(void) { /* Enable the PTP block update with the Time Stamp Addend register value */ ETH_PTP->PTPTSCR |= ETH_PTPTSCR_TSARU; } /******************************************************************************* * Function Name : ETH_EnablePTPTimeStampInterruptTrigger * Desciption : Enable the PTP Time Stamp interrupt trigger * Input : None * Output : None * Return : None *******************************************************************************/ void ETH_EnablePTPTimeStampInterruptTrigger(void) { /* Enable the PTP target time interrupt */ ETH_PTP->PTPTSCR |= ETH_PTPTSCR_TSITE; } /******************************************************************************* * Function Name : ETH_EnablePTPTimeStampUpdate * Desciption : Updated the PTP system time with the Time Stamp Update register * value. * Input : None * Output : None * Return : None *******************************************************************************/ void ETH_EnablePTPTimeStampUpdate(void) { /* Enable the PTP system time update with the Time Stamp Update register value */ ETH_PTP->PTPTSCR |= ETH_PTPTSCR_TSSTU; } /******************************************************************************* * Function Name : ETH_InitializePTPTimeStamp * Desciption : Initialize the PTP Time Stamp * Input : None * Output : None * Return : None *******************************************************************************/ void ETH_InitializePTPTimeStamp(void) { /* Initialize the PTP Time Stamp */ ETH_PTP->PTPTSCR |= ETH_PTPTSCR_TSSTI; } /******************************************************************************* * Function Name : ETH_PTPUpdateMethodConfig * Desciption : Selects the PTP Update method * Input : - UpdateMethod: the PTP Update method * This parameter can be one of the following values: * - ETH_PTP_FineUpdate : Fine Update method * - ETH_PTP_CoarseUpdate : Coarse Update method * Output : None * Return : None *******************************************************************************/ void ETH_PTPUpdateMethodConfig(u32 UpdateMethod) { /* Check the parameters */ eth_assert_param(IS_ETH_PTP_UPDATE(UpdateMethod)); if (UpdateMethod != ETH_PTP_CoarseUpdate) { /* Enable the PTP Fine Update method */ ETH_PTP->PTPTSCR |= ETH_PTPTSCR_TSFCU; } else { /* Disable the PTP Coarse Update method */ ETH_PTP->PTPTSCR &= (~(u32)ETH_PTPTSCR_TSFCU); } } /******************************************************************************* * Function Name : ETH_PTPTimeStampCmd * Desciption : Enables or disables the PTP time stamp for transmit and receive frames. * Input : - NewState: new state of the PTP time stamp for transmit and receive frames * This parameter can be: ENABLE or DISABLE. * Output : None * Return : None *******************************************************************************/ void ETH_PTPTimeStampCmd(FunctionalState NewState) { /* Check the parameters */ eth_assert_param(IS_FUNCTIONAL_STATE(NewState)); if (NewState != DISABLE) { /* Enable the PTP time stamp for transmit and receive frames */ ETH_PTP->PTPTSCR |= ETH_PTPTSCR_TSE; } else { /* Disable the PTP time stamp for transmit and receive frames */ ETH_PTP->PTPTSCR &= (~(u32)ETH_PTPTSCR_TSE); } } /******************************************************************************* * Function Name : ETH_GetPTPFlagStatus * Desciption : Checks whether the specified ETHERNET PTP flag is set or not. * Input : - ETH_PTP_FLAG: specifies the flag to check. * This parameter can be one of the following values: * - ETH_PTP_FLAG_TSARU : Addend Register Update * - ETH_PTP_FLAG_TSITE : Time Stamp Interrupt Trigger Enable * - ETH_PTP_FLAG_TSSTU : Time Stamp Update * - ETH_PTP_FLAG_TSSTI : Time Stamp Initialize * Output : None * Return : The new state of ETHERNET PTP Flag (SET or RESET). *******************************************************************************/ FlagStatus ETH_GetPTPFlagStatus(u32 ETH_PTP_FLAG) { FlagStatus bitstatus = RESET; /* Check the parameters */ eth_assert_param(IS_ETH_PTP_GET_FLAG(ETH_PTP_FLAG)); if ((ETH_PTP->PTPTSCR & ETH_PTP_FLAG) != (u32)RESET) { bitstatus = SET; } else { bitstatus = RESET; } return bitstatus; } /******************************************************************************* * Function Name : ETH_SetPTPSubSecondIncrement * Desciption : Sets the system time Sub-Second Increment value. * Input : - SubSecondValue: specifies the PTP Sub-Second Increment Register value. * Output : None * Return : None *******************************************************************************/ void ETH_SetPTPSubSecondIncrement(u32 SubSecondValue) { /* Check the parameters */ eth_assert_param(IS_ETH_PTP_SUBSECOND_INCREMENT(SubSecondValue)); /* Set the PTP Sub-Second Increment Register */ ETH_PTP->PTPSSIR = SubSecondValue; } /******************************************************************************* * Function Name : ETH_SetPTPTimeStampUpdate * Desciption : Sets the Time Stamp update sign and values. * Input : - Sign: specifies the PTP Time update value sign. * This parameter can be one of the following values: * - ETH_PTP_PositiveTime : positive time value. * - ETH_PTP_NegativeTime : negative time value. * - SecondValue: specifies the PTP Time update second value. * - SubSecondValue: specifies the PTP Time update sub-second value. * this is a 31 bit value. bit32 correspond to the sign. * Output : None * Return : None *******************************************************************************/ void ETH_SetPTPTimeStampUpdate(u32 Sign, u32 SecondValue, u32 SubSecondValue) { /* Check the parameters */ eth_assert_param(IS_ETH_PTP_TIME_SIGN(Sign)); eth_assert_param(IS_ETH_PTP_TIME_STAMP_UPDATE_SUBSECOND(SubSecondValue)); /* Set the PTP Time Update High Register */ ETH_PTP->PTPTSHUR = SecondValue; /* Set the PTP Time Update Low Register with sign */ ETH_PTP->PTPTSLUR = Sign | SubSecondValue; } /******************************************************************************* * Function Name : ETH_SetPTPTimeStampAddend * Desciption : Sets the Time Stamp Addend value. * Input : - Value: specifies the PTP Time Stamp Addend Register value. * Output : None * Return : None *******************************************************************************/ void ETH_SetPTPTimeStampAddend(u32 Value) { /* Set the PTP Time Stamp Addend Register */ ETH_PTP->PTPTSAR = Value; } /******************************************************************************* * Function Name : ETH_SetPTPTargetTime * Desciption : Sets the Target Time registers values. * Input : - HighValue: specifies the PTP Target Time High Register value. * - LowValue: specifies the PTP Target Time Low Register value. * Output : None * Return : None *******************************************************************************/ void ETH_SetPTPTargetTime(u32 HighValue, u32 LowValue) { /* Set the PTP Target Time High Register */ ETH_PTP->PTPTTHR = HighValue; /* Set the PTP Target Time Low Register */ ETH_PTP->PTPTTLR = LowValue; } /******************************************************************************* * Function Name : ETH_GetPTPRegister * Desciption : Get the specified ETHERNET PTP register value. * Input : - ETH_PTPReg: specifies the ETHERNET PTP register. * This parameter can be one of the following values: * - ETH_PTPTSCR : Sub-Second Increment Register * - ETH_PTPSSIR : Sub-Second Increment Register * - ETH_PTPTSHR : Time Stamp High Register * - ETH_PTPTSLR : Time Stamp Low Register * - ETH_PTPTSHUR : Time Stamp High Update Register * - ETH_PTPTSLUR : Time Stamp Low Update Register * - ETH_PTPTSAR : Time Stamp Addend Register * - ETH_PTPTTHR : Target Time High Register * - ETH_PTPTTLR : Target Time Low Register * Output : None * Return : The value of ETHERNET PTP Register value. *******************************************************************************/ u32 ETH_GetPTPRegister(u32 ETH_PTPReg) { /* Check the parameters */ eth_assert_param(IS_ETH_PTP_REGISTER(ETH_PTPReg)); /* Return the selected register value */ return (*(vu32 *)(ETH_MAC_BASE + ETH_PTPReg)); } /******************************************************************************* * Function Name : ETH_DMAPTPTxDescChainInit * Desciption : Initializes the DMA Tx descriptors in chain mode with PTP. * Input : - DMATxDescTab: Pointer on the first Tx desc list * - DMAPTPTxDescTab: Pointer on the first PTP Tx desc list * - TxBuff: Pointer on the first TxBuffer list * - TxBuffCount: Number of the used Tx desc in the list * Output : None * Return : None *******************************************************************************/ void ETH_DMAPTPTxDescChainInit(ETH_DMADESCTypeDef *DMATxDescTab, ETH_DMADESCTypeDef *DMAPTPTxDescTab, u8* TxBuff, u32 TxBuffCount) { u32 i = 0; ETH_DMADESCTypeDef *DMATxDesc; /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */ DMATxDescToSet = DMATxDescTab; DMAPTPTxDescToSet = DMAPTPTxDescTab; /* Fill each DMATxDesc descriptor with the right values */ for(i=0; i < TxBuffCount; i++) { /* Get the pointer on the ith member of the Tx Desc list */ DMATxDesc = DMATxDescTab+i; /* Set Second Address Chained bit and enable PTP */ DMATxDesc->Status = ETH_DMATxDesc_TCH | ETH_DMATxDesc_TTSE; /* Set Buffer1 address pointer */ DMATxDesc->Buffer1Addr =(u32)(&TxBuff[i*ETH_MAX_PACKET_SIZE]); /* Initialize the next descriptor with the Next Desciptor Polling Enable */ if(i < (TxBuffCount-1)) { /* Set next descriptor address register with next descriptor base address */ DMATxDesc->Buffer2NextDescAddr = (u32)(DMATxDescTab+i+1); } else { /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ DMATxDesc->Buffer2NextDescAddr = (u32) DMATxDescTab; } /* make DMAPTPTxDescTab points to the same addresses as DMATxDescTab */ (&DMAPTPTxDescTab[i])->Buffer1Addr = DMATxDesc->Buffer1Addr; (&DMAPTPTxDescTab[i])->Buffer2NextDescAddr = DMATxDesc->Buffer2NextDescAddr; } /* Store on the last DMAPTPTxDescTab desc status record the first list address */ (&DMAPTPTxDescTab[i-1])->Status = (u32) DMAPTPTxDescTab; /* Set Transmit Desciptor List Address Register */ ETH_DMA->DMATDLAR = (u32) DMATxDescTab; } /******************************************************************************* * Function Name : ETH_DMAPTPRxDescChainInit * Desciption : Initializes the DMA Rx descriptors in chain mode. * Input : - DMARxDescTab: Pointer on the first Rx desc list * - DMAPTPRxDescTab: Pointer on the first PTP Rx desc list * - RxBuff: Pointer on the first RxBuffer list * - RxBuffCount: Number of the used Rx desc in the list * Output : None * Return : None *******************************************************************************/ void ETH_DMAPTPRxDescChainInit(ETH_DMADESCTypeDef *DMARxDescTab, ETH_DMADESCTypeDef *DMAPTPRxDescTab, u8 *RxBuff, u32 RxBuffCount) { u32 i = 0; ETH_DMADESCTypeDef *DMARxDesc; /* Set the DMARxDescToGet pointer with the first one of the DMARxDescTab list */ DMARxDescToGet = DMARxDescTab; DMAPTPRxDescToGet = DMAPTPRxDescTab; /* Fill each DMARxDesc descriptor with the right values */ for(i=0; i < RxBuffCount; i++) { /* Get the pointer on the ith member of the Rx Desc list */ DMARxDesc = DMARxDescTab+i; /* Set Own bit of the Rx descriptor Status */ DMARxDesc->Status = ETH_DMARxDesc_OWN; /* Set Buffer1 size and Second Address Chained bit */ DMARxDesc->ControlBufferSize = ETH_DMARxDesc_RCH | (u32)ETH_MAX_PACKET_SIZE; /* Set Buffer1 address pointer */ DMARxDesc->Buffer1Addr = (u32)(&RxBuff[i*ETH_MAX_PACKET_SIZE]); /* Initialize the next descriptor with the Next Desciptor Polling Enable */ if(i < (RxBuffCount-1)) { /* Set next descriptor address register with next descriptor base address */ DMARxDesc->Buffer2NextDescAddr = (u32)(DMARxDescTab+i+1); } else { /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ DMARxDesc->Buffer2NextDescAddr = (u32)(DMARxDescTab); } /* Make DMAPTPRxDescTab points to the same addresses as DMARxDescTab */ (&DMAPTPRxDescTab[i])->Buffer1Addr = DMARxDesc->Buffer1Addr; (&DMAPTPRxDescTab[i])->Buffer2NextDescAddr = DMARxDesc->Buffer2NextDescAddr; } /* Store on the last DMAPTPRxDescTab desc status record the first list address */ (&DMAPTPRxDescTab[i-1])->Status = (u32) DMAPTPRxDescTab; /* Set Receive Desciptor List Address Register */ ETH_DMA->DMARDLAR = (u32) DMARxDescTab; } /******************************************************************************* * Function Name : ETH_HandlePTPTxPkt * Desciption : Transmits a packet, from application buffer, pointed by ppkt with * Time Stamp values. * Input : - ppkt: pointer to application packet Buffer. * - FrameLength: Tx Packet size. * - PTPTxTab: Pointer on the first PTP Tx table to store Time stamp values. * Output : None * Return : ETH_ERROR: in case of Tx desc owned by DMA * ETH_SUCCESS: for correct transmission *******************************************************************************/ u32 ETH_HandlePTPTxPkt(u8 *ppkt, u16 FrameLength, u32 *PTPTxTab) { u32 offset = 0, timeout = 0; /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */ if((DMATxDescToSet->Status & ETH_DMATxDesc_OWN) != (u32)RESET) { /* Return ERROR: OWN bit set */ return ETH_ERROR; } /* Copy the frame to be sent into memory pointed by the current ETHERNET DMA Tx descriptor */ for(offset=0; offset<FrameLength; offset++) { (*(vu8 *)((DMAPTPTxDescToSet->Buffer1Addr) + offset)) = (*(ppkt + offset)); } /* Setting the Frame Length: bits[12:0] */ DMATxDescToSet->ControlBufferSize = (FrameLength & (u32)0x1FFF); /* Setting the last segment and first segment bits (in this case a frame is transmitted in one descriptor) */ DMATxDescToSet->Status |= ETH_DMATxDesc_LS | ETH_DMATxDesc_FS; /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */ DMATxDescToSet->Status |= ETH_DMATxDesc_OWN; /* When Tx Buffer unavailable flag is set: clear it and resume transmission */ if ((ETH_DMA->DMASR & ETH_DMASR_TBUS) != (u32)RESET) { /* Clear TBUS ETHERNET DMA flag */ ETH_DMA->DMASR = ETH_DMASR_TBUS; /* Resume DMA transmission*/ ETH_DMA->DMATPDR = 0; } /* Wait for ETH_DMATxDesc_TTSS flag to be set */ do { timeout++; } while (!(DMATxDescToSet->Status & ETH_DMATxDesc_TTSS) && (timeout < 0xFFFF)); /* Return ERROR in case of timeout */ if(timeout == PHY_READ_TO) { return ETH_ERROR; } *PTPTxTab++ = DMATxDescToSet->Buffer1Addr; *PTPTxTab = DMATxDescToSet->Buffer2NextDescAddr; /* Update the ENET DMA current descriptor */ /* Chained Mode */ if((DMATxDescToSet->Status & ETH_DMATxDesc_TCH) != (u32)RESET) { /* Selects the next DMA Tx descriptor list for next buffer read */ DMATxDescToSet = (ETH_DMADESCTypeDef*) (DMAPTPTxDescToSet->Buffer2NextDescAddr); if(DMAPTPTxDescToSet->Status != 0) { DMAPTPTxDescToSet = (ETH_DMADESCTypeDef*) (DMAPTPTxDescToSet->Status); } else { DMAPTPTxDescToSet++; } } else /* Ring Mode */ { if((DMATxDescToSet->Status & ETH_DMATxDesc_TER) != (u32)RESET) { /* Selects the next DMA Tx descriptor list for next buffer read: this will be the first Tx descriptor in this case */ DMATxDescToSet = (ETH_DMADESCTypeDef*) (ETH_DMA->DMATDLAR); DMAPTPTxDescToSet = (ETH_DMADESCTypeDef*) (ETH_DMA->DMATDLAR); } else { /* Selects the next DMA Tx descriptor list for next buffer read */ DMATxDescToSet = (ETH_DMADESCTypeDef*) ((u32)DMATxDescToSet + 0x10 + ((ETH_DMA->DMABMR & ETH_DMABMR_DSL) >> 2)); DMAPTPTxDescToSet = (ETH_DMADESCTypeDef*) ((u32)DMAPTPTxDescToSet + 0x10 + ((ETH_DMA->DMABMR & ETH_DMABMR_DSL) >> 2)); } } /* Return SUCCESS */ return ETH_SUCCESS; } /******************************************************************************* * Function Name : ETH_HandlePTPRxPkt * Desciption : Receives a packet and copies it to memory pointed by ppkt with * Time Stamp values. * Input : - PTPRxTab: Pointer on the first PTP Rx table to store Time stamp values. * Output : ppkt: pointer on application receive buffer. * Return : ETH_ERROR: if there is error in reception * Received packet size: if packet reception is correct *******************************************************************************/ u32 ETH_HandlePTPRxPkt(u8 *ppkt, u32 *PTPRxTab) { u32 offset = 0, FrameLength = 0; /* Check if the descriptor is owned by the ENET or CPU */ if((DMARxDescToGet->Status & ETH_DMARxDesc_OWN) != (u32)RESET) { /* Return error: OWN bit set */ return ETH_ERROR; } if(((DMARxDescToGet->Status & ETH_DMARxDesc_ES) == (u32)RESET) && ((DMARxDescToGet->Status & ETH_DMARxDesc_LS) != (u32)RESET) && ((DMARxDescToGet->Status & ETH_DMARxDesc_FS) != (u32)RESET)) { /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */ FrameLength = ((DMARxDescToGet->Status & ETH_DMARxDesc_FL) >> ETH_DMARxDesc_FrameLengthShift) - 4; /* Copy the received frame into buffer from memory pointed by the current ETHERNET DMA Rx descriptor */ for(offset=0; offset<FrameLength; offset++) { (*(ppkt + offset)) = (*(vu8 *)((DMAPTPRxDescToGet->Buffer1Addr) + offset)); } } else { /* Return ERROR */ FrameLength = ETH_ERROR; } /* When Rx Buffer unavailable flag is set: clear it and resume reception */ if ((ETH_DMA->DMASR & ETH_DMASR_RBUS) != (u32)RESET) { /* Clear RBUS ETHERNET DMA flag */ ETH_DMA->DMASR = ETH_DMASR_RBUS; /* Resume DMA reception */ ETH_DMA->DMARPDR = 0; } *PTPRxTab++ = DMARxDescToGet->Buffer1Addr; *PTPRxTab = DMARxDescToGet->Buffer2NextDescAddr; /* Set Own bit of the Rx descriptor Status: gives the buffer back to ETHERNET DMA */ DMARxDescToGet->Status |= ETH_DMARxDesc_OWN; /* Update the ETHERNET DMA global Rx descriptor with next Rx decriptor */ /* Chained Mode */ if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RCH) != (u32)RESET) { /* Selects the next DMA Rx descriptor list for next buffer read */ DMARxDescToGet = (ETH_DMADESCTypeDef*) (DMAPTPRxDescToGet->Buffer2NextDescAddr); if(DMAPTPRxDescToGet->Status != 0) { DMAPTPRxDescToGet = (ETH_DMADESCTypeDef*) (DMAPTPRxDescToGet->Status); } else { DMAPTPRxDescToGet++; } } else /* Ring Mode */ { if((DMARxDescToGet->ControlBufferSize & ETH_DMARxDesc_RER) != (u32)RESET) { /* Selects the first DMA Rx descriptor for next buffer to read: last Rx descriptor was used */ DMARxDescToGet = (ETH_DMADESCTypeDef*) (ETH_DMA->DMARDLAR); } else { /* Selects the next DMA Rx descriptor list for next buffer to read */ DMARxDescToGet = (ETH_DMADESCTypeDef*) ((u32)DMARxDescToGet + 0x10 + ((ETH_DMA->DMABMR & ETH_DMABMR_DSL) >> 2)); } } /* Return Frame Length/ERROR */ return (FrameLength); } #endif /* _ETH_PTP */ /******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/