URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [OpenRISC_SIM_GCC/] [arch/] [board.h] - Rev 615
Go to most recent revision | Compare with Previous | Blame | View Log
#ifndef _BOARD_H_ #define _BOARD_H_ #define MC_ENABLED 0 #define IC_ENABLE 1 #define IC_SIZE 8192 #define DC_ENABLE 1 #define DC_SIZE 8192 #define SYS_CLK 25000000 #define IN_CLK 25000000 #define TICKS_PER_SEC 100 #define UART_BAUD_RATE 115200 #define UART_BASE 0x90000000 #define UART_IRQ 2 #endif
Go to most recent revision | Compare with Previous | Blame | View Log