OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [PIC32MX_MPLAB/] [serial/] [serial_isr.S] - Rev 867

Go to most recent revision | Compare with Previous | Blame | View Log

#include <p32xxxx.h>
#include <sys/asm.h>
#include "ISR_Support.h"

        .set    nomips16
        .set    noreorder
        
        .extern vU2InterruptHandler
        .extern xISRStackTop
        .global vU2InterruptWrapper

        .set            noreorder
        .set            noat
        .ent            vU2InterruptWrapper

vU2InterruptWrapper:

        portSAVE_CONTEXT
        jal vU2InterruptHandler
        nop
        portRESTORE_CONTEXT

        .end            vU2InterruptWrapper

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.