URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [RX600_RX62N-RSK_Renesas/] [RTOSDemo/] [include/] [vect.h] - Rev 585
Compare with Previous | Blame | View Log
/***********************************************************************/ /* */ /* FILE :vect.h */ /* DATE :Wed, Aug 11, 2010 */ /* DESCRIPTION :Definition of Vector */ /* CPU TYPE :Other */ /* */ /* This file is generated by Renesas Project Generator (Ver.4.50). */ /* NOTE:THIS IS A TYPICAL EXAMPLE. */ /* */ /***********************************************************************/ /********************************************************************* * * Device : RX/RX600 * * File Name : vect.h * * Abstract : Definition of Vector. * * History : 1.00 (2009-08-07) * * NOTE : THIS IS A TYPICAL EXAMPLE. * * Copyright(c) 2009 Renesas Technology Corp. * And Renesas Solutions Corp.,All Rights Reserved. * *********************************************************************/ // Exception(Supervisor Instruction) #pragma interrupt (Excep_SuperVisorInst) void Excep_SuperVisorInst(void); // Exception(Undefined Instruction) #pragma interrupt (Excep_UndefinedInst) void Excep_UndefinedInst(void); // Exception(Floating Point) #pragma interrupt (Excep_FloatingPoint) void Excep_FloatingPoint(void); // NMI #pragma interrupt (NonMaskableInterrupt) void NonMaskableInterrupt(void); // Dummy #pragma interrupt (Dummy) void Dummy(void); // BRK #pragma interrupt (Excep_BRK(vect=0)) void Excep_BRK(void); //;<<VECTOR DATA START (POWER ON RESET)>> //;Power On Reset PC extern void PowerON_Reset_PC(void); //;<<VECTOR DATA END (POWER ON RESET)>>