URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Source/] [portable/] [IAR/] [AtmelSAM7S64/] [AT91SAM7X256_inc.h] - Rev 572
Compare with Previous | Blame | View Log
// ---------------------------------------------------------------------------- // ATMEL Microcontroller Software Support - ROUSSET - // ---------------------------------------------------------------------------- // DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR // IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF // MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE // DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, // INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, // OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF // LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING // NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, // EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. // ---------------------------------------------------------------------------- // File Name : AT91SAM7X256.h // Object : AT91SAM7X256 definitions // Generated : AT91 SW Application Group 05/20/2005 (16:22:29) // // CVS Reference : /AT91SAM7X256.pl/1.11/Tue May 10 12:15:32 2005// // CVS Reference : /SYS_SAM7X.pl/1.3/Tue Feb 1 17:01:43 2005// // CVS Reference : /MC_SAM7X.pl/1.2/Fri May 20 14:13:04 2005// // CVS Reference : /PMC_SAM7X.pl/1.4/Tue Feb 8 13:58:10 2005// // CVS Reference : /RSTC_SAM7X.pl/1.1/Tue Feb 1 16:16:26 2005// // CVS Reference : /UDP_SAM7X.pl/1.1/Tue May 10 11:35:35 2005// // CVS Reference : /PWM_SAM7X.pl/1.1/Tue May 10 11:53:07 2005// // CVS Reference : /AIC_6075B.pl/1.3/Fri May 20 14:01:30 2005// // CVS Reference : /PIO_6057A.pl/1.2/Thu Feb 3 10:18:28 2005// // CVS Reference : /RTTC_6081A.pl/1.2/Tue Nov 9 14:43:58 2004// // CVS Reference : /PITC_6079A.pl/1.2/Tue Nov 9 14:43:56 2004// // CVS Reference : /WDTC_6080A.pl/1.3/Tue Nov 9 14:44:00 2004// // CVS Reference : /VREG_6085B.pl/1.1/Tue Feb 1 16:05:48 2005// // CVS Reference : /PDC_6074C.pl/1.2/Thu Feb 3 08:48:54 2005// // CVS Reference : /DBGU_6059D.pl/1.1/Mon Jan 31 13:15:32 2005// // CVS Reference : /SPI_6088D.pl/1.3/Fri May 20 14:08:59 2005// // CVS Reference : /US_6089C.pl/1.1/Mon Jul 12 18:23:26 2004// // CVS Reference : /SSC_6078A.pl/1.1/Tue Jul 13 07:45:40 2004// // CVS Reference : /TWI_6061A.pl/1.1/Tue Jul 13 07:38:06 2004// // CVS Reference : /TC_6082A.pl/1.7/Fri Mar 11 12:52:17 2005// // CVS Reference : /CAN_6019B.pl/1.1/Tue Mar 8 12:42:22 2005// // CVS Reference : /EMACB_6119A.pl/1.5/Thu Feb 3 15:52:04 2005// // CVS Reference : /ADC_6051C.pl/1.1/Fri Oct 17 09:12:38 2003// // CVS Reference : /AES_6149A.pl/1.10/Mon Feb 7 09:44:25 2005// // CVS Reference : /DES3_6150A.pl/1.1/Mon Jan 17 08:34:31 2005// // ---------------------------------------------------------------------------- // Hardware register definition // ***************************************************************************** // SOFTWARE API DEFINITION FOR System Peripherals // ***************************************************************************** // ***************************************************************************** // SOFTWARE API DEFINITION FOR Advanced Interrupt Controller // ***************************************************************************** // *** Register offset in AT91S_AIC structure *** #define AIC_SMR ( 0) // Source Mode Register #define AIC_SVR (128) // Source Vector Register #define AIC_IVR (256) // IRQ Vector Register #define AIC_FVR (260) // FIQ Vector Register #define AIC_ISR (264) // Interrupt Status Register #define AIC_IPR (268) // Interrupt Pending Register #define AIC_IMR (272) // Interrupt Mask Register #define AIC_CISR (276) // Core Interrupt Status Register #define AIC_IECR (288) // Interrupt Enable Command Register #define AIC_IDCR (292) // Interrupt Disable Command Register #define AIC_ICCR (296) // Interrupt Clear Command Register #define AIC_ISCR (300) // Interrupt Set Command Register #define AIC_EOICR (304) // End of Interrupt Command Register #define AIC_SPU (308) // Spurious Vector Register #define AIC_DCR (312) // Debug Control Register (Protect) #define AIC_FFER (320) // Fast Forcing Enable Register #define AIC_FFDR (324) // Fast Forcing Disable Register #define AIC_FFSR (328) // Fast Forcing Status Register // -------- AIC_SMR : (AIC Offset: 0x0) Control Register -------- #define AT91C_AIC_PRIOR (0x7 << 0) // (AIC) Priority Level #define AT91C_AIC_PRIOR_LOWEST (0x0) // (AIC) Lowest priority level #define AT91C_AIC_PRIOR_HIGHEST (0x7) // (AIC) Highest priority level #define AT91C_AIC_SRCTYPE (0x3 << 5) // (AIC) Interrupt Source Type #define AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL (0x0 << 5) // (AIC) Internal Sources Code Label High-level Sensitive #define AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL (0x0 << 5) // (AIC) External Sources Code Label Low-level Sensitive #define AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE (0x1 << 5) // (AIC) Internal Sources Code Label Positive Edge triggered #define AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE (0x1 << 5) // (AIC) External Sources Code Label Negative Edge triggered #define AT91C_AIC_SRCTYPE_HIGH_LEVEL (0x2 << 5) // (AIC) Internal Or External Sources Code Label High-level Sensitive #define AT91C_AIC_SRCTYPE_POSITIVE_EDGE (0x3 << 5) // (AIC) Internal Or External Sources Code Label Positive Edge triggered // -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register -------- #define AT91C_AIC_NFIQ (0x1 << 0) // (AIC) NFIQ Status #define AT91C_AIC_NIRQ (0x1 << 1) // (AIC) NIRQ Status // -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) -------- #define AT91C_AIC_DCR_PROT (0x1 << 0) // (AIC) Protection Mode #define AT91C_AIC_DCR_GMSK (0x1 << 1) // (AIC) General Mask // ***************************************************************************** // SOFTWARE API DEFINITION FOR Peripheral DMA Controller // ***************************************************************************** // *** Register offset in AT91S_PDC structure *** #define PDC_RPR ( 0) // Receive Pointer Register #define PDC_RCR ( 4) // Receive Counter Register #define PDC_TPR ( 8) // Transmit Pointer Register #define PDC_TCR (12) // Transmit Counter Register #define PDC_RNPR (16) // Receive Next Pointer Register #define PDC_RNCR (20) // Receive Next Counter Register #define PDC_TNPR (24) // Transmit Next Pointer Register #define PDC_TNCR (28) // Transmit Next Counter Register #define PDC_PTCR (32) // PDC Transfer Control Register #define PDC_PTSR (36) // PDC Transfer Status Register // -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- #define AT91C_PDC_RXTEN (0x1 << 0) // (PDC) Receiver Transfer Enable #define AT91C_PDC_RXTDIS (0x1 << 1) // (PDC) Receiver Transfer Disable #define AT91C_PDC_TXTEN (0x1 << 8) // (PDC) Transmitter Transfer Enable #define AT91C_PDC_TXTDIS (0x1 << 9) // (PDC) Transmitter Transfer Disable // -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- // ***************************************************************************** // SOFTWARE API DEFINITION FOR Debug Unit // ***************************************************************************** // *** Register offset in AT91S_DBGU structure *** #define DBGU_CR ( 0) // Control Register #define DBGU_MR ( 4) // Mode Register #define DBGU_IER ( 8) // Interrupt Enable Register #define DBGU_IDR (12) // Interrupt Disable Register #define DBGU_IMR (16) // Interrupt Mask Register #define DBGU_CSR (20) // Channel Status Register #define DBGU_RHR (24) // Receiver Holding Register #define DBGU_THR (28) // Transmitter Holding Register #define DBGU_BRGR (32) // Baud Rate Generator Register #define DBGU_CIDR (64) // Chip ID Register #define DBGU_EXID (68) // Chip ID Extension Register #define DBGU_FNTR (72) // Force NTRST Register #define DBGU_RPR (256) // Receive Pointer Register #define DBGU_RCR (260) // Receive Counter Register #define DBGU_TPR (264) // Transmit Pointer Register #define DBGU_TCR (268) // Transmit Counter Register #define DBGU_RNPR (272) // Receive Next Pointer Register #define DBGU_RNCR (276) // Receive Next Counter Register #define DBGU_TNPR (280) // Transmit Next Pointer Register #define DBGU_TNCR (284) // Transmit Next Counter Register #define DBGU_PTCR (288) // PDC Transfer Control Register #define DBGU_PTSR (292) // PDC Transfer Status Register // -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- #define AT91C_US_RSTRX (0x1 << 2) // (DBGU) Reset Receiver #define AT91C_US_RSTTX (0x1 << 3) // (DBGU) Reset Transmitter #define AT91C_US_RXEN (0x1 << 4) // (DBGU) Receiver Enable #define AT91C_US_RXDIS (0x1 << 5) // (DBGU) Receiver Disable #define AT91C_US_TXEN (0x1 << 6) // (DBGU) Transmitter Enable #define AT91C_US_TXDIS (0x1 << 7) // (DBGU) Transmitter Disable #define AT91C_US_RSTSTA (0x1 << 8) // (DBGU) Reset Status Bits // -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -------- #define AT91C_US_PAR (0x7 << 9) // (DBGU) Parity type #define AT91C_US_PAR_EVEN (0x0 << 9) // (DBGU) Even Parity #define AT91C_US_PAR_ODD (0x1 << 9) // (DBGU) Odd Parity #define AT91C_US_PAR_SPACE (0x2 << 9) // (DBGU) Parity forced to 0 (Space) #define AT91C_US_PAR_MARK (0x3 << 9) // (DBGU) Parity forced to 1 (Mark) #define AT91C_US_PAR_NONE (0x4 << 9) // (DBGU) No Parity #define AT91C_US_PAR_MULTI_DROP (0x6 << 9) // (DBGU) Multi-drop mode #define AT91C_US_CHMODE (0x3 << 14) // (DBGU) Channel Mode #define AT91C_US_CHMODE_NORMAL (0x0 << 14) // (DBGU) Normal Mode: The USART channel operates as an RX/TX USART. #define AT91C_US_CHMODE_AUTO (0x1 << 14) // (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin. #define AT91C_US_CHMODE_LOCAL (0x2 << 14) // (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal. #define AT91C_US_CHMODE_REMOTE (0x3 << 14) // (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin. // -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- #define AT91C_US_RXRDY (0x1 << 0) // (DBGU) RXRDY Interrupt #define AT91C_US_TXRDY (0x1 << 1) // (DBGU) TXRDY Interrupt #define AT91C_US_ENDRX (0x1 << 3) // (DBGU) End of Receive Transfer Interrupt #define AT91C_US_ENDTX (0x1 << 4) // (DBGU) End of Transmit Interrupt #define AT91C_US_OVRE (0x1 << 5) // (DBGU) Overrun Interrupt #define AT91C_US_FRAME (0x1 << 6) // (DBGU) Framing Error Interrupt #define AT91C_US_PARE (0x1 << 7) // (DBGU) Parity Error Interrupt #define AT91C_US_TXEMPTY (0x1 << 9) // (DBGU) TXEMPTY Interrupt #define AT91C_US_TXBUFE (0x1 << 11) // (DBGU) TXBUFE Interrupt #define AT91C_US_RXBUFF (0x1 << 12) // (DBGU) RXBUFF Interrupt #define AT91C_US_COMM_TX (0x1 << 30) // (DBGU) COMM_TX Interrupt #define AT91C_US_COMM_RX (0x1 << 31) // (DBGU) COMM_RX Interrupt // -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -------- // -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -------- // -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -------- // -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register -------- #define AT91C_US_FORCE_NTRST (0x1 << 0) // (DBGU) Force NTRST in JTAG // ***************************************************************************** // SOFTWARE API DEFINITION FOR Parallel Input Output Controler // ***************************************************************************** // *** Register offset in AT91S_PIO structure *** #define PIO_PER ( 0) // PIO Enable Register #define PIO_PDR ( 4) // PIO Disable Register #define PIO_PSR ( 8) // PIO Status Register #define PIO_OER (16) // Output Enable Register #define PIO_ODR (20) // Output Disable Registerr #define PIO_OSR (24) // Output Status Register #define PIO_IFER (32) // Input Filter Enable Register #define PIO_IFDR (36) // Input Filter Disable Register #define PIO_IFSR (40) // Input Filter Status Register #define PIO_SODR (48) // Set Output Data Register #define PIO_CODR (52) // Clear Output Data Register #define PIO_ODSR (56) // Output Data Status Register #define PIO_PDSR (60) // Pin Data Status Register #define PIO_IER (64) // Interrupt Enable Register #define PIO_IDR (68) // Interrupt Disable Register #define PIO_IMR (72) // Interrupt Mask Register #define PIO_ISR (76) // Interrupt Status Register #define PIO_MDER (80) // Multi-driver Enable Register #define PIO_MDDR (84) // Multi-driver Disable Register #define PIO_MDSR (88) // Multi-driver Status Register #define PIO_PPUDR (96) // Pull-up Disable Register #define PIO_PPUER (100) // Pull-up Enable Register #define PIO_PPUSR (104) // Pull-up Status Register #define PIO_ASR (112) // Select A Register #define PIO_BSR (116) // Select B Register #define PIO_ABSR (120) // AB Select Status Register #define PIO_OWER (160) // Output Write Enable Register #define PIO_OWDR (164) // Output Write Disable Register #define PIO_OWSR (168) // Output Write Status Register // ***************************************************************************** // SOFTWARE API DEFINITION FOR Clock Generator Controler // ***************************************************************************** // *** Register offset in AT91S_CKGR structure *** #define CKGR_MOR ( 0) // Main Oscillator Register #define CKGR_MCFR ( 4) // Main Clock Frequency Register #define CKGR_PLLR (12) // PLL Register // -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register -------- #define AT91C_CKGR_MOSCEN (0x1 << 0) // (CKGR) Main Oscillator Enable #define AT91C_CKGR_OSCBYPASS (0x1 << 1) // (CKGR) Main Oscillator Bypass #define AT91C_CKGR_OSCOUNT (0xFF << 8) // (CKGR) Main Oscillator Start-up Time // -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register -------- #define AT91C_CKGR_MAINF (0xFFFF << 0) // (CKGR) Main Clock Frequency #define AT91C_CKGR_MAINRDY (0x1 << 16) // (CKGR) Main Clock Ready // -------- CKGR_PLLR : (CKGR Offset: 0xc) PLL B Register -------- #define AT91C_CKGR_DIV (0xFF << 0) // (CKGR) Divider Selected #define AT91C_CKGR_DIV_0 (0x0) // (CKGR) Divider output is 0 #define AT91C_CKGR_DIV_BYPASS (0x1) // (CKGR) Divider is bypassed #define AT91C_CKGR_PLLCOUNT (0x3F << 8) // (CKGR) PLL Counter #define AT91C_CKGR_OUT (0x3 << 14) // (CKGR) PLL Output Frequency Range #define AT91C_CKGR_OUT_0 (0x0 << 14) // (CKGR) Please refer to the PLL datasheet #define AT91C_CKGR_OUT_1 (0x1 << 14) // (CKGR) Please refer to the PLL datasheet #define AT91C_CKGR_OUT_2 (0x2 << 14) // (CKGR) Please refer to the PLL datasheet #define AT91C_CKGR_OUT_3 (0x3 << 14) // (CKGR) Please refer to the PLL datasheet #define AT91C_CKGR_MUL (0x7FF << 16) // (CKGR) PLL Multiplier #define AT91C_CKGR_USBDIV (0x3 << 28) // (CKGR) Divider for USB Clocks #define AT91C_CKGR_USBDIV_0 (0x0 << 28) // (CKGR) Divider output is PLL clock output #define AT91C_CKGR_USBDIV_1 (0x1 << 28) // (CKGR) Divider output is PLL clock output divided by 2 #define AT91C_CKGR_USBDIV_2 (0x2 << 28) // (CKGR) Divider output is PLL clock output divided by 4 // ***************************************************************************** // SOFTWARE API DEFINITION FOR Power Management Controler // ***************************************************************************** // *** Register offset in AT91S_PMC structure *** #define PMC_SCER ( 0) // System Clock Enable Register #define PMC_SCDR ( 4) // System Clock Disable Register #define PMC_SCSR ( 8) // System Clock Status Register #define PMC_PCER (16) // Peripheral Clock Enable Register #define PMC_PCDR (20) // Peripheral Clock Disable Register #define PMC_PCSR (24) // Peripheral Clock Status Register #define PMC_MOR (32) // Main Oscillator Register #define PMC_MCFR (36) // Main Clock Frequency Register #define PMC_PLLR (44) // PLL Register #define PMC_MCKR (48) // Master Clock Register #define PMC_PCKR (64) // Programmable Clock Register #define PMC_IER (96) // Interrupt Enable Register #define PMC_IDR (100) // Interrupt Disable Register #define PMC_SR (104) // Status Register #define PMC_IMR (108) // Interrupt Mask Register // -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register -------- #define AT91C_PMC_PCK (0x1 << 0) // (PMC) Processor Clock #define AT91C_PMC_UDP (0x1 << 7) // (PMC) USB Device Port Clock #define AT91C_PMC_PCK0 (0x1 << 8) // (PMC) Programmable Clock Output #define AT91C_PMC_PCK1 (0x1 << 9) // (PMC) Programmable Clock Output #define AT91C_PMC_PCK2 (0x1 << 10) // (PMC) Programmable Clock Output #define AT91C_PMC_PCK3 (0x1 << 11) // (PMC) Programmable Clock Output // -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register -------- // -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------- // -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register -------- // -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register -------- // -------- CKGR_PLLR : (PMC Offset: 0x2c) PLL B Register -------- // -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register -------- #define AT91C_PMC_CSS (0x3 << 0) // (PMC) Programmable Clock Selection #define AT91C_PMC_CSS_SLOW_CLK (0x0) // (PMC) Slow Clock is selected #define AT91C_PMC_CSS_MAIN_CLK (0x1) // (PMC) Main Clock is selected #define AT91C_PMC_CSS_PLL_CLK (0x3) // (PMC) Clock from PLL is selected #define AT91C_PMC_PRES (0x7 << 2) // (PMC) Programmable Clock Prescaler #define AT91C_PMC_PRES_CLK (0x0 << 2) // (PMC) Selected clock #define AT91C_PMC_PRES_CLK_2 (0x1 << 2) // (PMC) Selected clock divided by 2 #define AT91C_PMC_PRES_CLK_4 (0x2 << 2) // (PMC) Selected clock divided by 4 #define AT91C_PMC_PRES_CLK_8 (0x3 << 2) // (PMC) Selected clock divided by 8 #define AT91C_PMC_PRES_CLK_16 (0x4 << 2) // (PMC) Selected clock divided by 16 #define AT91C_PMC_PRES_CLK_32 (0x5 << 2) // (PMC) Selected clock divided by 32 #define AT91C_PMC_PRES_CLK_64 (0x6 << 2) // (PMC) Selected clock divided by 64 // -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register -------- // -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------- #define AT91C_PMC_MOSCS (0x1 << 0) // (PMC) MOSC Status/Enable/Disable/Mask #define AT91C_PMC_LOCK (0x1 << 2) // (PMC) PLL Status/Enable/Disable/Mask #define AT91C_PMC_MCKRDY (0x1 << 3) // (PMC) MCK_RDY Status/Enable/Disable/Mask #define AT91C_PMC_PCK0RDY (0x1 << 8) // (PMC) PCK0_RDY Status/Enable/Disable/Mask #define AT91C_PMC_PCK1RDY (0x1 << 9) // (PMC) PCK1_RDY Status/Enable/Disable/Mask #define AT91C_PMC_PCK2RDY (0x1 << 10) // (PMC) PCK2_RDY Status/Enable/Disable/Mask #define AT91C_PMC_PCK3RDY (0x1 << 11) // (PMC) PCK3_RDY Status/Enable/Disable/Mask // -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -------- // -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register -------- // -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -------- // ***************************************************************************** // SOFTWARE API DEFINITION FOR Reset Controller Interface // ***************************************************************************** // *** Register offset in AT91S_RSTC structure *** #define RSTC_RCR ( 0) // Reset Control Register #define RSTC_RSR ( 4) // Reset Status Register #define RSTC_RMR ( 8) // Reset Mode Register // -------- RSTC_RCR : (RSTC Offset: 0x0) Reset Control Register -------- #define AT91C_RSTC_PROCRST (0x1 << 0) // (RSTC) Processor Reset #define AT91C_RSTC_PERRST (0x1 << 2) // (RSTC) Peripheral Reset #define AT91C_RSTC_EXTRST (0x1 << 3) // (RSTC) External Reset #define AT91C_RSTC_KEY (0xFF << 24) // (RSTC) Password // -------- RSTC_RSR : (RSTC Offset: 0x4) Reset Status Register -------- #define AT91C_RSTC_URSTS (0x1 << 0) // (RSTC) User Reset Status #define AT91C_RSTC_BODSTS (0x1 << 1) // (RSTC) Brownout Detection Status #define AT91C_RSTC_RSTTYP (0x7 << 8) // (RSTC) Reset Type #define AT91C_RSTC_RSTTYP_POWERUP (0x0 << 8) // (RSTC) Power-up Reset. VDDCORE rising. #define AT91C_RSTC_RSTTYP_WAKEUP (0x1 << 8) // (RSTC) WakeUp Reset. VDDCORE rising. #define AT91C_RSTC_RSTTYP_WATCHDOG (0x2 << 8) // (RSTC) Watchdog Reset. Watchdog overflow occured. #define AT91C_RSTC_RSTTYP_SOFTWARE (0x3 << 8) // (RSTC) Software Reset. Processor reset required by the software. #define AT91C_RSTC_RSTTYP_USER (0x4 << 8) // (RSTC) User Reset. NRST pin detected low. #define AT91C_RSTC_RSTTYP_BROWNOUT (0x5 << 8) // (RSTC) Brownout Reset occured. #define AT91C_RSTC_NRSTL (0x1 << 16) // (RSTC) NRST pin level #define AT91C_RSTC_SRCMP (0x1 << 17) // (RSTC) Software Reset Command in Progress. // -------- RSTC_RMR : (RSTC Offset: 0x8) Reset Mode Register -------- #define AT91C_RSTC_URSTEN (0x1 << 0) // (RSTC) User Reset Enable #define AT91C_RSTC_URSTIEN (0x1 << 4) // (RSTC) User Reset Interrupt Enable #define AT91C_RSTC_ERSTL (0xF << 8) // (RSTC) User Reset Enable #define AT91C_RSTC_BODIEN (0x1 << 16) // (RSTC) Brownout Detection Interrupt Enable // ***************************************************************************** // SOFTWARE API DEFINITION FOR Real Time Timer Controller Interface // ***************************************************************************** // *** Register offset in AT91S_RTTC structure *** #define RTTC_RTMR ( 0) // Real-time Mode Register #define RTTC_RTAR ( 4) // Real-time Alarm Register #define RTTC_RTVR ( 8) // Real-time Value Register #define RTTC_RTSR (12) // Real-time Status Register // -------- RTTC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register -------- #define AT91C_RTTC_RTPRES (0xFFFF << 0) // (RTTC) Real-time Timer Prescaler Value #define AT91C_RTTC_ALMIEN (0x1 << 16) // (RTTC) Alarm Interrupt Enable #define AT91C_RTTC_RTTINCIEN (0x1 << 17) // (RTTC) Real Time Timer Increment Interrupt Enable #define AT91C_RTTC_RTTRST (0x1 << 18) // (RTTC) Real Time Timer Restart // -------- RTTC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register -------- #define AT91C_RTTC_ALMV (0x0 << 0) // (RTTC) Alarm Value // -------- RTTC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register -------- #define AT91C_RTTC_CRTV (0x0 << 0) // (RTTC) Current Real-time Value // -------- RTTC_RTSR : (RTTC Offset: 0xc) Real-time Status Register -------- #define AT91C_RTTC_ALMS (0x1 << 0) // (RTTC) Real-time Alarm Status #define AT91C_RTTC_RTTINC (0x1 << 1) // (RTTC) Real-time Timer Increment // ***************************************************************************** // SOFTWARE API DEFINITION FOR Periodic Interval Timer Controller Interface // ***************************************************************************** // *** Register offset in AT91S_PITC structure *** #define PITC_PIMR ( 0) // Period Interval Mode Register #define PITC_PISR ( 4) // Period Interval Status Register #define PITC_PIVR ( 8) // Period Interval Value Register #define PITC_PIIR (12) // Period Interval Image Register // -------- PITC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register -------- #define AT91C_PITC_PIV (0xFFFFF << 0) // (PITC) Periodic Interval Value #define AT91C_PITC_PITEN (0x1 << 24) // (PITC) Periodic Interval Timer Enabled #define AT91C_PITC_PITIEN (0x1 << 25) // (PITC) Periodic Interval Timer Interrupt Enable // -------- PITC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register -------- #define AT91C_PITC_PITS (0x1 << 0) // (PITC) Periodic Interval Timer Status // -------- PITC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register -------- #define AT91C_PITC_CPIV (0xFFFFF << 0) // (PITC) Current Periodic Interval Value #define AT91C_PITC_PICNT (0xFFF << 20) // (PITC) Periodic Interval Counter // -------- PITC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register -------- // ***************************************************************************** // SOFTWARE API DEFINITION FOR Watchdog Timer Controller Interface // ***************************************************************************** // *** Register offset in AT91S_WDTC structure *** #define WDTC_WDCR ( 0) // Watchdog Control Register #define WDTC_WDMR ( 4) // Watchdog Mode Register #define WDTC_WDSR ( 8) // Watchdog Status Register // -------- WDTC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register -------- #define AT91C_WDTC_WDRSTT (0x1 << 0) // (WDTC) Watchdog Restart #define AT91C_WDTC_KEY (0xFF << 24) // (WDTC) Watchdog KEY Password // -------- WDTC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register -------- #define AT91C_WDTC_WDV (0xFFF << 0) // (WDTC) Watchdog Timer Restart #define AT91C_WDTC_WDFIEN (0x1 << 12) // (WDTC) Watchdog Fault Interrupt Enable #define AT91C_WDTC_WDRSTEN (0x1 << 13) // (WDTC) Watchdog Reset Enable #define AT91C_WDTC_WDRPROC (0x1 << 14) // (WDTC) Watchdog Timer Restart #define AT91C_WDTC_WDDIS (0x1 << 15) // (WDTC) Watchdog Disable #define AT91C_WDTC_WDD (0xFFF << 16) // (WDTC) Watchdog Delta Value #define AT91C_WDTC_WDDBGHLT (0x1 << 28) // (WDTC) Watchdog Debug Halt #define AT91C_WDTC_WDIDLEHLT (0x1 << 29) // (WDTC) Watchdog Idle Halt // -------- WDTC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register -------- #define AT91C_WDTC_WDUNF (0x1 << 0) // (WDTC) Watchdog Underflow #define AT91C_WDTC_WDERR (0x1 << 1) // (WDTC) Watchdog Error // ***************************************************************************** // SOFTWARE API DEFINITION FOR Voltage Regulator Mode Controller Interface // ***************************************************************************** // *** Register offset in AT91S_VREG structure *** #define VREG_MR ( 0) // Voltage Regulator Mode Register // -------- VREG_MR : (VREG Offset: 0x0) Voltage Regulator Mode Register -------- #define AT91C_VREG_PSTDBY (0x1 << 0) // (VREG) Voltage Regulator Power Standby Mode // ***************************************************************************** // SOFTWARE API DEFINITION FOR Memory Controller Interface // ***************************************************************************** // *** Register offset in AT91S_MC structure *** #define MC_RCR ( 0) // MC Remap Control Register #define MC_ASR ( 4) // MC Abort Status Register #define MC_AASR ( 8) // MC Abort Address Status Register #define MC_FMR (96) // MC Flash Mode Register #define MC_FCR (100) // MC Flash Command Register #define MC_FSR (104) // MC Flash Status Register // -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- #define AT91C_MC_RCB (0x1 << 0) // (MC) Remap Command Bit // -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- #define AT91C_MC_UNDADD (0x1 << 0) // (MC) Undefined Addess Abort Status #define AT91C_MC_MISADD (0x1 << 1) // (MC) Misaligned Addess Abort Status #define AT91C_MC_ABTSZ (0x3 << 8) // (MC) Abort Size Status #define AT91C_MC_ABTSZ_BYTE (0x0 << 8) // (MC) Byte #define AT91C_MC_ABTSZ_HWORD (0x1 << 8) // (MC) Half-word #define AT91C_MC_ABTSZ_WORD (0x2 << 8) // (MC) Word #define AT91C_MC_ABTTYP (0x3 << 10) // (MC) Abort Type Status #define AT91C_MC_ABTTYP_DATAR (0x0 << 10) // (MC) Data Read #define AT91C_MC_ABTTYP_DATAW (0x1 << 10) // (MC) Data Write #define AT91C_MC_ABTTYP_FETCH (0x2 << 10) // (MC) Code Fetch #define AT91C_MC_MST0 (0x1 << 16) // (MC) Master 0 Abort Source #define AT91C_MC_MST1 (0x1 << 17) // (MC) Master 1 Abort Source #define AT91C_MC_SVMST0 (0x1 << 24) // (MC) Saved Master 0 Abort Source #define AT91C_MC_SVMST1 (0x1 << 25) // (MC) Saved Master 1 Abort Source // -------- MC_FMR : (MC Offset: 0x60) MC Flash Mode Register -------- #define AT91C_MC_FRDY (0x1 << 0) // (MC) Flash Ready #define AT91C_MC_LOCKE (0x1 << 2) // (MC) Lock Error #define AT91C_MC_PROGE (0x1 << 3) // (MC) Programming Error #define AT91C_MC_NEBP (0x1 << 7) // (MC) No Erase Before Programming #define AT91C_MC_FWS (0x3 << 8) // (MC) Flash Wait State #define AT91C_MC_FWS_0FWS (0x0 << 8) // (MC) 1 cycle for Read, 2 for Write operations #define AT91C_MC_FWS_1FWS (0x1 << 8) // (MC) 2 cycles for Read, 3 for Write operations #define AT91C_MC_FWS_2FWS (0x2 << 8) // (MC) 3 cycles for Read, 4 for Write operations #define AT91C_MC_FWS_3FWS (0x3 << 8) // (MC) 4 cycles for Read, 4 for Write operations #define AT91C_MC_FMCN (0xFF << 16) // (MC) Flash Microsecond Cycle Number // -------- MC_FCR : (MC Offset: 0x64) MC Flash Command Register -------- #define AT91C_MC_FCMD (0xF << 0) // (MC) Flash Command #define AT91C_MC_FCMD_START_PROG (0x1) // (MC) Starts the programming of th epage specified by PAGEN. #define AT91C_MC_FCMD_LOCK (0x2) // (MC) Starts a lock sequence of the sector defined by the bits 4 to 7 of the field PAGEN. #define AT91C_MC_FCMD_PROG_AND_LOCK (0x3) // (MC) The lock sequence automatically happens after the programming sequence is completed. #define AT91C_MC_FCMD_UNLOCK (0x4) // (MC) Starts an unlock sequence of the sector defined by the bits 4 to 7 of the field PAGEN. #define AT91C_MC_FCMD_ERASE_ALL (0x8) // (MC) Starts the erase of the entire flash.If at least a page is locked, the command is cancelled. #define AT91C_MC_FCMD_SET_GP_NVM (0xB) // (MC) Set General Purpose NVM bits. #define AT91C_MC_FCMD_CLR_GP_NVM (0xD) // (MC) Clear General Purpose NVM bits. #define AT91C_MC_FCMD_SET_SECURITY (0xF) // (MC) Set Security Bit. #define AT91C_MC_PAGEN (0x3FF << 8) // (MC) Page Number #define AT91C_MC_KEY (0xFF << 24) // (MC) Writing Protect Key // -------- MC_FSR : (MC Offset: 0x68) MC Flash Command Register -------- #define AT91C_MC_SECURITY (0x1 << 4) // (MC) Security Bit Status #define AT91C_MC_GPNVM0 (0x1 << 8) // (MC) Sector 0 Lock Status #define AT91C_MC_GPNVM1 (0x1 << 9) // (MC) Sector 1 Lock Status #define AT91C_MC_GPNVM2 (0x1 << 10) // (MC) Sector 2 Lock Status #define AT91C_MC_GPNVM3 (0x1 << 11) // (MC) Sector 3 Lock Status #define AT91C_MC_GPNVM4 (0x1 << 12) // (MC) Sector 4 Lock Status #define AT91C_MC_GPNVM5 (0x1 << 13) // (MC) Sector 5 Lock Status #define AT91C_MC_GPNVM6 (0x1 << 14) // (MC) Sector 6 Lock Status #define AT91C_MC_GPNVM7 (0x1 << 15) // (MC) Sector 7 Lock Status #define AT91C_MC_LOCKS0 (0x1 << 16) // (MC) Sector 0 Lock Status #define AT91C_MC_LOCKS1 (0x1 << 17) // (MC) Sector 1 Lock Status #define AT91C_MC_LOCKS2 (0x1 << 18) // (MC) Sector 2 Lock Status #define AT91C_MC_LOCKS3 (0x1 << 19) // (MC) Sector 3 Lock Status #define AT91C_MC_LOCKS4 (0x1 << 20) // (MC) Sector 4 Lock Status #define AT91C_MC_LOCKS5 (0x1 << 21) // (MC) Sector 5 Lock Status #define AT91C_MC_LOCKS6 (0x1 << 22) // (MC) Sector 6 Lock Status #define AT91C_MC_LOCKS7 (0x1 << 23) // (MC) Sector 7 Lock Status #define AT91C_MC_LOCKS8 (0x1 << 24) // (MC) Sector 8 Lock Status #define AT91C_MC_LOCKS9 (0x1 << 25) // (MC) Sector 9 Lock Status #define AT91C_MC_LOCKS10 (0x1 << 26) // (MC) Sector 10 Lock Status #define AT91C_MC_LOCKS11 (0x1 << 27) // (MC) Sector 11 Lock Status #define AT91C_MC_LOCKS12 (0x1 << 28) // (MC) Sector 12 Lock Status #define AT91C_MC_LOCKS13 (0x1 << 29) // (MC) Sector 13 Lock Status #define AT91C_MC_LOCKS14 (0x1 << 30) // (MC) Sector 14 Lock Status #define AT91C_MC_LOCKS15 (0x1 << 31) // (MC) Sector 15 Lock Status // ***************************************************************************** // SOFTWARE API DEFINITION FOR Serial Parallel Interface // ***************************************************************************** // *** Register offset in AT91S_SPI structure *** #define SPI_CR ( 0) // Control Register #define SPI_MR ( 4) // Mode Register #define SPI_RDR ( 8) // Receive Data Register #define SPI_TDR (12) // Transmit Data Register #define SPI_SR (16) // Status Register #define SPI_IER (20) // Interrupt Enable Register #define SPI_IDR (24) // Interrupt Disable Register #define SPI_IMR (28) // Interrupt Mask Register #define SPI_CSR (48) // Chip Select Register #define SPI_RPR (256) // Receive Pointer Register #define SPI_RCR (260) // Receive Counter Register #define SPI_TPR (264) // Transmit Pointer Register #define SPI_TCR (268) // Transmit Counter Register #define SPI_RNPR (272) // Receive Next Pointer Register #define SPI_RNCR (276) // Receive Next Counter Register #define SPI_TNPR (280) // Transmit Next Pointer Register #define SPI_TNCR (284) // Transmit Next Counter Register #define SPI_PTCR (288) // PDC Transfer Control Register #define SPI_PTSR (292) // PDC Transfer Status Register // -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- #define AT91C_SPI_SPIEN (0x1 << 0) // (SPI) SPI Enable #define AT91C_SPI_SPIDIS (0x1 << 1) // (SPI) SPI Disable #define AT91C_SPI_SWRST (0x1 << 7) // (SPI) SPI Software reset #define AT91C_SPI_LASTXFER (0x1 << 24) // (SPI) SPI Last Transfer // -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- #define AT91C_SPI_MSTR (0x1 << 0) // (SPI) Master/Slave Mode #define AT91C_SPI_PS (0x1 << 1) // (SPI) Peripheral Select #define AT91C_SPI_PS_FIXED (0x0 << 1) // (SPI) Fixed Peripheral Select #define AT91C_SPI_PS_VARIABLE (0x1 << 1) // (SPI) Variable Peripheral Select #define AT91C_SPI_PCSDEC (0x1 << 2) // (SPI) Chip Select Decode #define AT91C_SPI_FDIV (0x1 << 3) // (SPI) Clock Selection #define AT91C_SPI_MODFDIS (0x1 << 4) // (SPI) Mode Fault Detection #define AT91C_SPI_LLB (0x1 << 7) // (SPI) Clock Selection #define AT91C_SPI_PCS (0xF << 16) // (SPI) Peripheral Chip Select #define AT91C_SPI_DLYBCS (0xFF << 24) // (SPI) Delay Between Chip Selects // -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- #define AT91C_SPI_RD (0xFFFF << 0) // (SPI) Receive Data #define AT91C_SPI_RPCS (0xF << 16) // (SPI) Peripheral Chip Select Status // -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- #define AT91C_SPI_TD (0xFFFF << 0) // (SPI) Transmit Data #define AT91C_SPI_TPCS (0xF << 16) // (SPI) Peripheral Chip Select Status // -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- #define AT91C_SPI_RDRF (0x1 << 0) // (SPI) Receive Data Register Full #define AT91C_SPI_TDRE (0x1 << 1) // (SPI) Transmit Data Register Empty #define AT91C_SPI_MODF (0x1 << 2) // (SPI) Mode Fault Error #define AT91C_SPI_OVRES (0x1 << 3) // (SPI) Overrun Error Status #define AT91C_SPI_ENDRX (0x1 << 4) // (SPI) End of Receiver Transfer #define AT91C_SPI_ENDTX (0x1 << 5) // (SPI) End of Receiver Transfer #define AT91C_SPI_RXBUFF (0x1 << 6) // (SPI) RXBUFF Interrupt #define AT91C_SPI_TXBUFE (0x1 << 7) // (SPI) TXBUFE Interrupt #define AT91C_SPI_NSSR (0x1 << 8) // (SPI) NSSR Interrupt #define AT91C_SPI_TXEMPTY (0x1 << 9) // (SPI) TXEMPTY Interrupt #define AT91C_SPI_SPIENS (0x1 << 16) // (SPI) Enable Status // -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- // -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- // -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- // -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- #define AT91C_SPI_CPOL (0x1 << 0) // (SPI) Clock Polarity #define AT91C_SPI_NCPHA (0x1 << 1) // (SPI) Clock Phase #define AT91C_SPI_CSAAT (0x1 << 3) // (SPI) Chip Select Active After Transfer #define AT91C_SPI_BITS (0xF << 4) // (SPI) Bits Per Transfer #define AT91C_SPI_BITS_8 (0x0 << 4) // (SPI) 8 Bits Per transfer #define AT91C_SPI_BITS_9 (0x1 << 4) // (SPI) 9 Bits Per transfer #define AT91C_SPI_BITS_10 (0x2 << 4) // (SPI) 10 Bits Per transfer #define AT91C_SPI_BITS_11 (0x3 << 4) // (SPI) 11 Bits Per transfer #define AT91C_SPI_BITS_12 (0x4 << 4) // (SPI) 12 Bits Per transfer #define AT91C_SPI_BITS_13 (0x5 << 4) // (SPI) 13 Bits Per transfer #define AT91C_SPI_BITS_14 (0x6 << 4) // (SPI) 14 Bits Per transfer #define AT91C_SPI_BITS_15 (0x7 << 4) // (SPI) 15 Bits Per transfer #define AT91C_SPI_BITS_16 (0x8 << 4) // (SPI) 16 Bits Per transfer #define AT91C_SPI_SCBR (0xFF << 8) // (SPI) Serial Clock Baud Rate #define AT91C_SPI_DLYBS (0xFF << 16) // (SPI) Delay Before SPCK #define AT91C_SPI_DLYBCT (0xFF << 24) // (SPI) Delay Between Consecutive Transfers // ***************************************************************************** // SOFTWARE API DEFINITION FOR Usart // ***************************************************************************** // *** Register offset in AT91S_USART structure *** #define US_CR ( 0) // Control Register #define US_MR ( 4) // Mode Register #define US_IER ( 8) // Interrupt Enable Register #define US_IDR (12) // Interrupt Disable Register #define US_IMR (16) // Interrupt Mask Register #define US_CSR (20) // Channel Status Register #define US_RHR (24) // Receiver Holding Register #define US_THR (28) // Transmitter Holding Register #define US_BRGR (32) // Baud Rate Generator Register #define US_RTOR (36) // Receiver Time-out Register #define US_TTGR (40) // Transmitter Time-guard Register #define US_FIDI (64) // FI_DI_Ratio Register #define US_NER (68) // Nb Errors Register #define US_IF (76) // IRDA_FILTER Register #define US_RPR (256) // Receive Pointer Register #define US_RCR (260) // Receive Counter Register #define US_TPR (264) // Transmit Pointer Register #define US_TCR (268) // Transmit Counter Register #define US_RNPR (272) // Receive Next Pointer Register #define US_RNCR (276) // Receive Next Counter Register #define US_TNPR (280) // Transmit Next Pointer Register #define US_TNCR (284) // Transmit Next Counter Register #define US_PTCR (288) // PDC Transfer Control Register #define US_PTSR (292) // PDC Transfer Status Register // -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register -------- #define AT91C_US_STTBRK (0x1 << 9) // (USART) Start Break #define AT91C_US_STPBRK (0x1 << 10) // (USART) Stop Break #define AT91C_US_STTTO (0x1 << 11) // (USART) Start Time-out #define AT91C_US_SENDA (0x1 << 12) // (USART) Send Address #define AT91C_US_RSTIT (0x1 << 13) // (USART) Reset Iterations #define AT91C_US_RSTNACK (0x1 << 14) // (USART) Reset Non Acknowledge #define AT91C_US_RETTO (0x1 << 15) // (USART) Rearm Time-out #define AT91C_US_DTREN (0x1 << 16) // (USART) Data Terminal ready Enable #define AT91C_US_DTRDIS (0x1 << 17) // (USART) Data Terminal ready Disable #define AT91C_US_RTSEN (0x1 << 18) // (USART) Request to Send enable #define AT91C_US_RTSDIS (0x1 << 19) // (USART) Request to Send Disable // -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register -------- #define AT91C_US_USMODE (0xF << 0) // (USART) Usart mode #define AT91C_US_USMODE_NORMAL (0x0) // (USART) Normal #define AT91C_US_USMODE_RS485 (0x1) // (USART) RS485 #define AT91C_US_USMODE_HWHSH (0x2) // (USART) Hardware Handshaking #define AT91C_US_USMODE_MODEM (0x3) // (USART) Modem #define AT91C_US_USMODE_ISO7816_0 (0x4) // (USART) ISO7816 protocol: T = 0 #define AT91C_US_USMODE_ISO7816_1 (0x6) // (USART) ISO7816 protocol: T = 1 #define AT91C_US_USMODE_IRDA (0x8) // (USART) IrDA #define AT91C_US_USMODE_SWHSH (0xC) // (USART) Software Handshaking #define AT91C_US_CLKS (0x3 << 4) // (USART) Clock Selection (Baud Rate generator Input Clock #define AT91C_US_CLKS_CLOCK (0x0 << 4) // (USART) Clock #define AT91C_US_CLKS_FDIV1 (0x1 << 4) // (USART) fdiv1 #define AT91C_US_CLKS_SLOW (0x2 << 4) // (USART) slow_clock (ARM) #define AT91C_US_CLKS_EXT (0x3 << 4) // (USART) External (SCK) #define AT91C_US_CHRL (0x3 << 6) // (USART) Clock Selection (Baud Rate generator Input Clock #define AT91C_US_CHRL_5_BITS (0x0 << 6) // (USART) Character Length: 5 bits #define AT91C_US_CHRL_6_BITS (0x1 << 6) // (USART) Character Length: 6 bits #define AT91C_US_CHRL_7_BITS (0x2 << 6) // (USART) Character Length: 7 bits #define AT91C_US_CHRL_8_BITS (0x3 << 6) // (USART) Character Length: 8 bits #define AT91C_US_SYNC (0x1 << 8) // (USART) Synchronous Mode Select #define AT91C_US_NBSTOP (0x3 << 12) // (USART) Number of Stop bits #define AT91C_US_NBSTOP_1_BIT (0x0 << 12) // (USART) 1 stop bit #define AT91C_US_NBSTOP_15_BIT (0x1 << 12) // (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits #define AT91C_US_NBSTOP_2_BIT (0x2 << 12) // (USART) 2 stop bits #define AT91C_US_MSBF (0x1 << 16) // (USART) Bit Order #define AT91C_US_MODE9 (0x1 << 17) // (USART) 9-bit Character length #define AT91C_US_CKLO (0x1 << 18) // (USART) Clock Output Select #define AT91C_US_OVER (0x1 << 19) // (USART) Over Sampling Mode #define AT91C_US_INACK (0x1 << 20) // (USART) Inhibit Non Acknowledge #define AT91C_US_DSNACK (0x1 << 21) // (USART) Disable Successive NACK #define AT91C_US_MAX_ITER (0x1 << 24) // (USART) Number of Repetitions #define AT91C_US_FILTER (0x1 << 28) // (USART) Receive Line Filter // -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register -------- #define AT91C_US_RXBRK (0x1 << 2) // (USART) Break Received/End of Break #define AT91C_US_TIMEOUT (0x1 << 8) // (USART) Receiver Time-out #define AT91C_US_ITERATION (0x1 << 10) // (USART) Max number of Repetitions Reached #define AT91C_US_NACK (0x1 << 13) // (USART) Non Acknowledge #define AT91C_US_RIIC (0x1 << 16) // (USART) Ring INdicator Input Change Flag #define AT91C_US_DSRIC (0x1 << 17) // (USART) Data Set Ready Input Change Flag #define AT91C_US_DCDIC (0x1 << 18) // (USART) Data Carrier Flag #define AT91C_US_CTSIC (0x1 << 19) // (USART) Clear To Send Input Change Flag // -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register -------- // -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register -------- // -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register -------- #define AT91C_US_RI (0x1 << 20) // (USART) Image of RI Input #define AT91C_US_DSR (0x1 << 21) // (USART) Image of DSR Input #define AT91C_US_DCD (0x1 << 22) // (USART) Image of DCD Input #define AT91C_US_CTS (0x1 << 23) // (USART) Image of CTS Input // ***************************************************************************** // SOFTWARE API DEFINITION FOR Synchronous Serial Controller Interface // ***************************************************************************** // *** Register offset in AT91S_SSC structure *** #define SSC_CR ( 0) // Control Register #define SSC_CMR ( 4) // Clock Mode Register #define SSC_RCMR (16) // Receive Clock ModeRegister #define SSC_RFMR (20) // Receive Frame Mode Register #define SSC_TCMR (24) // Transmit Clock Mode Register #define SSC_TFMR (28) // Transmit Frame Mode Register #define SSC_RHR (32) // Receive Holding Register #define SSC_THR (36) // Transmit Holding Register #define SSC_RSHR (48) // Receive Sync Holding Register #define SSC_TSHR (52) // Transmit Sync Holding Register #define SSC_SR (64) // Status Register #define SSC_IER (68) // Interrupt Enable Register #define SSC_IDR (72) // Interrupt Disable Register #define SSC_IMR (76) // Interrupt Mask Register #define SSC_RPR (256) // Receive Pointer Register #define SSC_RCR (260) // Receive Counter Register #define SSC_TPR (264) // Transmit Pointer Register #define SSC_TCR (268) // Transmit Counter Register #define SSC_RNPR (272) // Receive Next Pointer Register #define SSC_RNCR (276) // Receive Next Counter Register #define SSC_TNPR (280) // Transmit Next Pointer Register #define SSC_TNCR (284) // Transmit Next Counter Register #define SSC_PTCR (288) // PDC Transfer Control Register #define SSC_PTSR (292) // PDC Transfer Status Register // -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register -------- #define AT91C_SSC_RXEN (0x1 << 0) // (SSC) Receive Enable #define AT91C_SSC_RXDIS (0x1 << 1) // (SSC) Receive Disable #define AT91C_SSC_TXEN (0x1 << 8) // (SSC) Transmit Enable #define AT91C_SSC_TXDIS (0x1 << 9) // (SSC) Transmit Disable #define AT91C_SSC_SWRST (0x1 << 15) // (SSC) Software Reset // -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -------- #define AT91C_SSC_CKS (0x3 << 0) // (SSC) Receive/Transmit Clock Selection #define AT91C_SSC_CKS_DIV (0x0) // (SSC) Divided Clock #define AT91C_SSC_CKS_TK (0x1) // (SSC) TK Clock signal #define AT91C_SSC_CKS_RK (0x2) // (SSC) RK pin #define AT91C_SSC_CKO (0x7 << 2) // (SSC) Receive/Transmit Clock Output Mode Selection #define AT91C_SSC_CKO_NONE (0x0 << 2) // (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only #define AT91C_SSC_CKO_CONTINOUS (0x1 << 2) // (SSC) Continuous Receive/Transmit Clock RK pin: Output #define AT91C_SSC_CKO_DATA_TX (0x2 << 2) // (SSC) Receive/Transmit Clock only during data transfers RK pin: Output #define AT91C_SSC_CKI (0x1 << 5) // (SSC) Receive/Transmit Clock Inversion #define AT91C_SSC_START (0xF << 8) // (SSC) Receive/Transmit Start Selection #define AT91C_SSC_START_CONTINOUS (0x0 << 8) // (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data. #define AT91C_SSC_START_TX (0x1 << 8) // (SSC) Transmit/Receive start #define AT91C_SSC_START_LOW_RF (0x2 << 8) // (SSC) Detection of a low level on RF input #define AT91C_SSC_START_HIGH_RF (0x3 << 8) // (SSC) Detection of a high level on RF input #define AT91C_SSC_START_FALL_RF (0x4 << 8) // (SSC) Detection of a falling edge on RF input #define AT91C_SSC_START_RISE_RF (0x5 << 8) // (SSC) Detection of a rising edge on RF input #define AT91C_SSC_START_LEVEL_RF (0x6 << 8) // (SSC) Detection of any level change on RF input #define AT91C_SSC_START_EDGE_RF (0x7 << 8) // (SSC) Detection of any edge on RF input #define AT91C_SSC_START_0 (0x8 << 8) // (SSC) Compare 0 #define AT91C_SSC_STTDLY (0xFF << 16) // (SSC) Receive/Transmit Start Delay #define AT91C_SSC_PERIOD (0xFF << 24) // (SSC) Receive/Transmit Period Divider Selection // -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -------- #define AT91C_SSC_DATLEN (0x1F << 0) // (SSC) Data Length #define AT91C_SSC_LOOP (0x1 << 5) // (SSC) Loop Mode #define AT91C_SSC_MSBF (0x1 << 7) // (SSC) Most Significant Bit First #define AT91C_SSC_DATNB (0xF << 8) // (SSC) Data Number per Frame #define AT91C_SSC_FSLEN (0xF << 16) // (SSC) Receive/Transmit Frame Sync length #define AT91C_SSC_FSOS (0x7 << 20) // (SSC) Receive/Transmit Frame Sync Output Selection #define AT91C_SSC_FSOS_NONE (0x0 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only #define AT91C_SSC_FSOS_NEGATIVE (0x1 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse #define AT91C_SSC_FSOS_POSITIVE (0x2 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse #define AT91C_SSC_FSOS_LOW (0x3 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer #define AT91C_SSC_FSOS_HIGH (0x4 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer #define AT91C_SSC_FSOS_TOGGLE (0x5 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer #define AT91C_SSC_FSEDGE (0x1 << 24) // (SSC) Frame Sync Edge Detection // -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -------- // -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -------- #define AT91C_SSC_DATDEF (0x1 << 5) // (SSC) Data Default Value #define AT91C_SSC_FSDEN (0x1 << 23) // (SSC) Frame Sync Data Enable // -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register -------- #define AT91C_SSC_TXRDY (0x1 << 0) // (SSC) Transmit Ready #define AT91C_SSC_TXEMPTY (0x1 << 1) // (SSC) Transmit Empty #define AT91C_SSC_ENDTX (0x1 << 2) // (SSC) End Of Transmission #define AT91C_SSC_TXBUFE (0x1 << 3) // (SSC) Transmit Buffer Empty #define AT91C_SSC_RXRDY (0x1 << 4) // (SSC) Receive Ready #define AT91C_SSC_OVRUN (0x1 << 5) // (SSC) Receive Overrun #define AT91C_SSC_ENDRX (0x1 << 6) // (SSC) End of Reception #define AT91C_SSC_RXBUFF (0x1 << 7) // (SSC) Receive Buffer Full #define AT91C_SSC_TXSYN (0x1 << 10) // (SSC) Transmit Sync #define AT91C_SSC_RXSYN (0x1 << 11) // (SSC) Receive Sync #define AT91C_SSC_TXENA (0x1 << 16) // (SSC) Transmit Enable #define AT91C_SSC_RXENA (0x1 << 17) // (SSC) Receive Enable // -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -------- // -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -------- // -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -------- // ***************************************************************************** // SOFTWARE API DEFINITION FOR Two-wire Interface // ***************************************************************************** // *** Register offset in AT91S_TWI structure *** #define TWI_CR ( 0) // Control Register #define TWI_MMR ( 4) // Master Mode Register #define TWI_IADR (12) // Internal Address Register #define TWI_CWGR (16) // Clock Waveform Generator Register #define TWI_SR (32) // Status Register #define TWI_IER (36) // Interrupt Enable Register #define TWI_IDR (40) // Interrupt Disable Register #define TWI_IMR (44) // Interrupt Mask Register #define TWI_RHR (48) // Receive Holding Register #define TWI_THR (52) // Transmit Holding Register // -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register -------- #define AT91C_TWI_START (0x1 << 0) // (TWI) Send a START Condition #define AT91C_TWI_STOP (0x1 << 1) // (TWI) Send a STOP Condition #define AT91C_TWI_MSEN (0x1 << 2) // (TWI) TWI Master Transfer Enabled #define AT91C_TWI_MSDIS (0x1 << 3) // (TWI) TWI Master Transfer Disabled #define AT91C_TWI_SWRST (0x1 << 7) // (TWI) Software Reset // -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register -------- #define AT91C_TWI_IADRSZ (0x3 << 8) // (TWI) Internal Device Address Size #define AT91C_TWI_IADRSZ_NO (0x0 << 8) // (TWI) No internal device address #define AT91C_TWI_IADRSZ_1_BYTE (0x1 << 8) // (TWI) One-byte internal device address #define AT91C_TWI_IADRSZ_2_BYTE (0x2 << 8) // (TWI) Two-byte internal device address #define AT91C_TWI_IADRSZ_3_BYTE (0x3 << 8) // (TWI) Three-byte internal device address #define AT91C_TWI_MREAD (0x1 << 12) // (TWI) Master Read Direction #define AT91C_TWI_DADR (0x7F << 16) // (TWI) Device Address // -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -------- #define AT91C_TWI_CLDIV (0xFF << 0) // (TWI) Clock Low Divider #define AT91C_TWI_CHDIV (0xFF << 8) // (TWI) Clock High Divider #define AT91C_TWI_CKDIV (0x7 << 16) // (TWI) Clock Divider // -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register -------- #define AT91C_TWI_TXCOMP (0x1 << 0) // (TWI) Transmission Completed #define AT91C_TWI_RXRDY (0x1 << 1) // (TWI) Receive holding register ReaDY #define AT91C_TWI_TXRDY (0x1 << 2) // (TWI) Transmit holding register ReaDY #define AT91C_TWI_OVRE (0x1 << 6) // (TWI) Overrun Error #define AT91C_TWI_UNRE (0x1 << 7) // (TWI) Underrun Error #define AT91C_TWI_NACK (0x1 << 8) // (TWI) Not Acknowledged // -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -------- // -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -------- // -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -------- // ***************************************************************************** // SOFTWARE API DEFINITION FOR PWMC Channel Interface // ***************************************************************************** // *** Register offset in AT91S_PWMC_CH structure *** #define PWMC_CMR ( 0) // Channel Mode Register #define PWMC_CDTYR ( 4) // Channel Duty Cycle Register #define PWMC_CPRDR ( 8) // Channel Period Register #define PWMC_CCNTR (12) // Channel Counter Register #define PWMC_CUPDR (16) // Channel Update Register #define PWMC_Reserved (20) // Reserved // -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register -------- #define AT91C_PWMC_CPRE (0xF << 0) // (PWMC_CH) Channel Pre-scaler : PWMC_CLKx #define AT91C_PWMC_CPRE_MCK (0x0) // (PWMC_CH) #define AT91C_PWMC_CPRE_MCKA (0xB) // (PWMC_CH) #define AT91C_PWMC_CPRE_MCKB (0xC) // (PWMC_CH) #define AT91C_PWMC_CALG (0x1 << 8) // (PWMC_CH) Channel Alignment #define AT91C_PWMC_CPOL (0x1 << 9) // (PWMC_CH) Channel Polarity #define AT91C_PWMC_CPD (0x1 << 10) // (PWMC_CH) Channel Update Period // -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register -------- #define AT91C_PWMC_CDTY (0x0 << 0) // (PWMC_CH) Channel Duty Cycle // -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register -------- #define AT91C_PWMC_CPRD (0x0 << 0) // (PWMC_CH) Channel Period // -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register -------- #define AT91C_PWMC_CCNT (0x0 << 0) // (PWMC_CH) Channel Counter // -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register -------- #define AT91C_PWMC_CUPD (0x0 << 0) // (PWMC_CH) Channel Update // ***************************************************************************** // SOFTWARE API DEFINITION FOR Pulse Width Modulation Controller Interface // ***************************************************************************** // *** Register offset in AT91S_PWMC structure *** #define PWMC_MR ( 0) // PWMC Mode Register #define PWMC_ENA ( 4) // PWMC Enable Register #define PWMC_DIS ( 8) // PWMC Disable Register #define PWMC_SR (12) // PWMC Status Register #define PWMC_IER (16) // PWMC Interrupt Enable Register #define PWMC_IDR (20) // PWMC Interrupt Disable Register #define PWMC_IMR (24) // PWMC Interrupt Mask Register #define PWMC_ISR (28) // PWMC Interrupt Status Register #define PWMC_VR (252) // PWMC Version Register #define PWMC_CH (512) // PWMC Channel // -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register -------- #define AT91C_PWMC_DIVA (0xFF << 0) // (PWMC) CLKA divide factor. #define AT91C_PWMC_PREA (0xF << 8) // (PWMC) Divider Input Clock Prescaler A #define AT91C_PWMC_PREA_MCK (0x0 << 8) // (PWMC) #define AT91C_PWMC_DIVB (0xFF << 16) // (PWMC) CLKB divide factor. #define AT91C_PWMC_PREB (0xF << 24) // (PWMC) Divider Input Clock Prescaler B #define AT91C_PWMC_PREB_MCK (0x0 << 24) // (PWMC) // -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register -------- #define AT91C_PWMC_CHID0 (0x1 << 0) // (PWMC) Channel ID 0 #define AT91C_PWMC_CHID1 (0x1 << 1) // (PWMC) Channel ID 1 #define AT91C_PWMC_CHID2 (0x1 << 2) // (PWMC) Channel ID 2 #define AT91C_PWMC_CHID3 (0x1 << 3) // (PWMC) Channel ID 3 // -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register -------- // -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register -------- // -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register -------- // -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register -------- // -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register -------- // -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register -------- // ***************************************************************************** // SOFTWARE API DEFINITION FOR USB Device Interface // ***************************************************************************** // *** Register offset in AT91S_UDP structure *** #define UDP_NUM ( 0) // Frame Number Register #define UDP_GLBSTATE ( 4) // Global State Register #define UDP_FADDR ( 8) // Function Address Register #define UDP_IER (16) // Interrupt Enable Register #define UDP_IDR (20) // Interrupt Disable Register #define UDP_IMR (24) // Interrupt Mask Register #define UDP_ISR (28) // Interrupt Status Register #define UDP_ICR (32) // Interrupt Clear Register #define UDP_RSTEP (40) // Reset Endpoint Register #define UDP_CSR (48) // Endpoint Control and Status Register #define UDP_FDR (80) // Endpoint FIFO Data Register #define UDP_TXVC (116) // Transceiver Control Register // -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register -------- #define AT91C_UDP_FRM_NUM (0x7FF << 0) // (UDP) Frame Number as Defined in the Packet Field Formats #define AT91C_UDP_FRM_ERR (0x1 << 16) // (UDP) Frame Error #define AT91C_UDP_FRM_OK (0x1 << 17) // (UDP) Frame OK // -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register -------- #define AT91C_UDP_FADDEN (0x1 << 0) // (UDP) Function Address Enable #define AT91C_UDP_CONFG (0x1 << 1) // (UDP) Configured #define AT91C_UDP_ESR (0x1 << 2) // (UDP) Enable Send Resume #define AT91C_UDP_RSMINPR (0x1 << 3) // (UDP) A Resume Has Been Sent to the Host #define AT91C_UDP_RMWUPE (0x1 << 4) // (UDP) Remote Wake Up Enable // -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register -------- #define AT91C_UDP_FADD (0xFF << 0) // (UDP) Function Address Value #define AT91C_UDP_FEN (0x1 << 8) // (UDP) Function Enable // -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register -------- #define AT91C_UDP_EPINT0 (0x1 << 0) // (UDP) Endpoint 0 Interrupt #define AT91C_UDP_EPINT1 (0x1 << 1) // (UDP) Endpoint 0 Interrupt #define AT91C_UDP_EPINT2 (0x1 << 2) // (UDP) Endpoint 2 Interrupt #define AT91C_UDP_EPINT3 (0x1 << 3) // (UDP) Endpoint 3 Interrupt #define AT91C_UDP_EPINT4 (0x1 << 4) // (UDP) Endpoint 4 Interrupt #define AT91C_UDP_EPINT5 (0x1 << 5) // (UDP) Endpoint 5 Interrupt #define AT91C_UDP_RXSUSP (0x1 << 8) // (UDP) USB Suspend Interrupt #define AT91C_UDP_RXRSM (0x1 << 9) // (UDP) USB Resume Interrupt #define AT91C_UDP_EXTRSM (0x1 << 10) // (UDP) USB External Resume Interrupt #define AT91C_UDP_SOFINT (0x1 << 11) // (UDP) USB Start Of frame Interrupt #define AT91C_UDP_WAKEUP (0x1 << 13) // (UDP) USB Resume Interrupt // -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register -------- // -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register -------- // -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register -------- #define AT91C_UDP_ENDBUSRES (0x1 << 12) // (UDP) USB End Of Bus Reset Interrupt // -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register -------- // -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register -------- #define AT91C_UDP_EP0 (0x1 << 0) // (UDP) Reset Endpoint 0 #define AT91C_UDP_EP1 (0x1 << 1) // (UDP) Reset Endpoint 1 #define AT91C_UDP_EP2 (0x1 << 2) // (UDP) Reset Endpoint 2 #define AT91C_UDP_EP3 (0x1 << 3) // (UDP) Reset Endpoint 3 #define AT91C_UDP_EP4 (0x1 << 4) // (UDP) Reset Endpoint 4 #define AT91C_UDP_EP5 (0x1 << 5) // (UDP) Reset Endpoint 5 // -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register -------- #define AT91C_UDP_TXCOMP (0x1 << 0) // (UDP) Generates an IN packet with data previously written in the DPR #define AT91C_UDP_RX_DATA_BK0 (0x1 << 1) // (UDP) Receive Data Bank 0 #define AT91C_UDP_RXSETUP (0x1 << 2) // (UDP) Sends STALL to the Host (Control endpoints) #define AT91C_UDP_ISOERROR (0x1 << 3) // (UDP) Isochronous error (Isochronous endpoints) #define AT91C_UDP_TXPKTRDY (0x1 << 4) // (UDP) Transmit Packet Ready #define AT91C_UDP_FORCESTALL (0x1 << 5) // (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints). #define AT91C_UDP_RX_DATA_BK1 (0x1 << 6) // (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes). #define AT91C_UDP_DIR (0x1 << 7) // (UDP) Transfer Direction #define AT91C_UDP_EPTYPE (0x7 << 8) // (UDP) Endpoint type #define AT91C_UDP_EPTYPE_CTRL (0x0 << 8) // (UDP) Control #define AT91C_UDP_EPTYPE_ISO_OUT (0x1 << 8) // (UDP) Isochronous OUT #define AT91C_UDP_EPTYPE_BULK_OUT (0x2 << 8) // (UDP) Bulk OUT #define AT91C_UDP_EPTYPE_INT_OUT (0x3 << 8) // (UDP) Interrupt OUT #define AT91C_UDP_EPTYPE_ISO_IN (0x5 << 8) // (UDP) Isochronous IN #define AT91C_UDP_EPTYPE_BULK_IN (0x6 << 8) // (UDP) Bulk IN #define AT91C_UDP_EPTYPE_INT_IN (0x7 << 8) // (UDP) Interrupt IN #define AT91C_UDP_DTGLE (0x1 << 11) // (UDP) Data Toggle #define AT91C_UDP_EPEDS (0x1 << 15) // (UDP) Endpoint Enable Disable #define AT91C_UDP_RXBYTECNT (0x7FF << 16) // (UDP) Number Of Bytes Available in the FIFO // -------- UDP_TXVC : (UDP Offset: 0x74) Transceiver Control Register -------- #define AT91C_UDP_TXVDIS (0x1 << 8) // (UDP) #define AT91C_UDP_PUON (0x1 << 9) // (UDP) Pull-up ON // ***************************************************************************** // SOFTWARE API DEFINITION FOR Timer Counter Channel Interface // ***************************************************************************** // *** Register offset in AT91S_TC structure *** #define TC_CCR ( 0) // Channel Control Register #define TC_CMR ( 4) // Channel Mode Register (Capture Mode / Waveform Mode) #define TC_CV (16) // Counter Value #define TC_RA (20) // Register A #define TC_RB (24) // Register B #define TC_RC (28) // Register C #define TC_SR (32) // Status Register #define TC_IER (36) // Interrupt Enable Register #define TC_IDR (40) // Interrupt Disable Register #define TC_IMR (44) // Interrupt Mask Register // -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register -------- #define AT91C_TC_CLKEN (0x1 << 0) // (TC) Counter Clock Enable Command #define AT91C_TC_CLKDIS (0x1 << 1) // (TC) Counter Clock Disable Command #define AT91C_TC_SWTRG (0x1 << 2) // (TC) Software Trigger Command // -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -------- #define AT91C_TC_CLKS (0x7 << 0) // (TC) Clock Selection #define AT91C_TC_CLKS_TIMER_DIV1_CLOCK (0x0) // (TC) Clock selected: TIMER_DIV1_CLOCK #define AT91C_TC_CLKS_TIMER_DIV2_CLOCK (0x1) // (TC) Clock selected: TIMER_DIV2_CLOCK #define AT91C_TC_CLKS_TIMER_DIV3_CLOCK (0x2) // (TC) Clock selected: TIMER_DIV3_CLOCK #define AT91C_TC_CLKS_TIMER_DIV4_CLOCK (0x3) // (TC) Clock selected: TIMER_DIV4_CLOCK #define AT91C_TC_CLKS_TIMER_DIV5_CLOCK (0x4) // (TC) Clock selected: TIMER_DIV5_CLOCK #define AT91C_TC_CLKS_XC0 (0x5) // (TC) Clock selected: XC0 #define AT91C_TC_CLKS_XC1 (0x6) // (TC) Clock selected: XC1 #define AT91C_TC_CLKS_XC2 (0x7) // (TC) Clock selected: XC2 #define AT91C_TC_CLKI (0x1 << 3) // (TC) Clock Invert #define AT91C_TC_BURST (0x3 << 4) // (TC) Burst Signal Selection #define AT91C_TC_BURST_NONE (0x0 << 4) // (TC) The clock is not gated by an external signal #define AT91C_TC_BURST_XC0 (0x1 << 4) // (TC) XC0 is ANDed with the selected clock #define AT91C_TC_BURST_XC1 (0x2 << 4) // (TC) XC1 is ANDed with the selected clock #define AT91C_TC_BURST_XC2 (0x3 << 4) // (TC) XC2 is ANDed with the selected clock #define AT91C_TC_CPCSTOP (0x1 << 6) // (TC) Counter Clock Stopped with RC Compare #define AT91C_TC_LDBSTOP (0x1 << 6) // (TC) Counter Clock Stopped with RB Loading #define AT91C_TC_CPCDIS (0x1 << 7) // (TC) Counter Clock Disable with RC Compare #define AT91C_TC_LDBDIS (0x1 << 7) // (TC) Counter Clock Disabled with RB Loading #define AT91C_TC_ETRGEDG (0x3 << 8) // (TC) External Trigger Edge Selection #define AT91C_TC_ETRGEDG_NONE (0x0 << 8) // (TC) Edge: None #define AT91C_TC_ETRGEDG_RISING (0x1 << 8) // (TC) Edge: rising edge #define AT91C_TC_ETRGEDG_FALLING (0x2 << 8) // (TC) Edge: falling edge #define AT91C_TC_ETRGEDG_BOTH (0x3 << 8) // (TC) Edge: each edge #define AT91C_TC_EEVTEDG (0x3 << 8) // (TC) External Event Edge Selection #define AT91C_TC_EEVTEDG_NONE (0x0 << 8) // (TC) Edge: None #define AT91C_TC_EEVTEDG_RISING (0x1 << 8) // (TC) Edge: rising edge #define AT91C_TC_EEVTEDG_FALLING (0x2 << 8) // (TC) Edge: falling edge #define AT91C_TC_EEVTEDG_BOTH (0x3 << 8) // (TC) Edge: each edge #define AT91C_TC_EEVT (0x3 << 10) // (TC) External Event Selection #define AT91C_TC_EEVT_TIOB (0x0 << 10) // (TC) Signal selected as external event: TIOB TIOB direction: input #define AT91C_TC_EEVT_XC0 (0x1 << 10) // (TC) Signal selected as external event: XC0 TIOB direction: output #define AT91C_TC_EEVT_XC1 (0x2 << 10) // (TC) Signal selected as external event: XC1 TIOB direction: output #define AT91C_TC_EEVT_XC2 (0x3 << 10) // (TC) Signal selected as external event: XC2 TIOB direction: output #define AT91C_TC_ABETRG (0x1 << 10) // (TC) TIOA or TIOB External Trigger Selection #define AT91C_TC_ENETRG (0x1 << 12) // (TC) External Event Trigger enable #define AT91C_TC_WAVESEL (0x3 << 13) // (TC) Waveform Selection #define AT91C_TC_WAVESEL_UP (0x0 << 13) // (TC) UP mode without atomatic trigger on RC Compare #define AT91C_TC_WAVESEL_UPDOWN (0x1 << 13) // (TC) UPDOWN mode without automatic trigger on RC Compare #define AT91C_TC_WAVESEL_UP_AUTO (0x2 << 13) // (TC) UP mode with automatic trigger on RC Compare #define AT91C_TC_WAVESEL_UPDOWN_AUTO (0x3 << 13) // (TC) UPDOWN mode with automatic trigger on RC Compare #define AT91C_TC_CPCTRG (0x1 << 14) // (TC) RC Compare Trigger Enable #define AT91C_TC_WAVE (0x1 << 15) // (TC) #define AT91C_TC_ACPA (0x3 << 16) // (TC) RA Compare Effect on TIOA #define AT91C_TC_ACPA_NONE (0x0 << 16) // (TC) Effect: none #define AT91C_TC_ACPA_SET (0x1 << 16) // (TC) Effect: set #define AT91C_TC_ACPA_CLEAR (0x2 << 16) // (TC) Effect: clear #define AT91C_TC_ACPA_TOGGLE (0x3 << 16) // (TC) Effect: toggle #define AT91C_TC_LDRA (0x3 << 16) // (TC) RA Loading Selection #define AT91C_TC_LDRA_NONE (0x0 << 16) // (TC) Edge: None #define AT91C_TC_LDRA_RISING (0x1 << 16) // (TC) Edge: rising edge of TIOA #define AT91C_TC_LDRA_FALLING (0x2 << 16) // (TC) Edge: falling edge of TIOA #define AT91C_TC_LDRA_BOTH (0x3 << 16) // (TC) Edge: each edge of TIOA #define AT91C_TC_ACPC (0x3 << 18) // (TC) RC Compare Effect on TIOA #define AT91C_TC_ACPC_NONE (0x0 << 18) // (TC) Effect: none #define AT91C_TC_ACPC_SET (0x1 << 18) // (TC) Effect: set #define AT91C_TC_ACPC_CLEAR (0x2 << 18) // (TC) Effect: clear #define AT91C_TC_ACPC_TOGGLE (0x3 << 18) // (TC) Effect: toggle #define AT91C_TC_LDRB (0x3 << 18) // (TC) RB Loading Selection #define AT91C_TC_LDRB_NONE (0x0 << 18) // (TC) Edge: None #define AT91C_TC_LDRB_RISING (0x1 << 18) // (TC) Edge: rising edge of TIOA #define AT91C_TC_LDRB_FALLING (0x2 << 18) // (TC) Edge: falling edge of TIOA #define AT91C_TC_LDRB_BOTH (0x3 << 18) // (TC) Edge: each edge of TIOA #define AT91C_TC_AEEVT (0x3 << 20) // (TC) External Event Effect on TIOA #define AT91C_TC_AEEVT_NONE (0x0 << 20) // (TC) Effect: none #define AT91C_TC_AEEVT_SET (0x1 << 20) // (TC) Effect: set #define AT91C_TC_AEEVT_CLEAR (0x2 << 20) // (TC) Effect: clear #define AT91C_TC_AEEVT_TOGGLE (0x3 << 20) // (TC) Effect: toggle #define AT91C_TC_ASWTRG (0x3 << 22) // (TC) Software Trigger Effect on TIOA #define AT91C_TC_ASWTRG_NONE (0x0 << 22) // (TC) Effect: none #define AT91C_TC_ASWTRG_SET (0x1 << 22) // (TC) Effect: set #define AT91C_TC_ASWTRG_CLEAR (0x2 << 22) // (TC) Effect: clear #define AT91C_TC_ASWTRG_TOGGLE (0x3 << 22) // (TC) Effect: toggle #define AT91C_TC_BCPB (0x3 << 24) // (TC) RB Compare Effect on TIOB #define AT91C_TC_BCPB_NONE (0x0 << 24) // (TC) Effect: none #define AT91C_TC_BCPB_SET (0x1 << 24) // (TC) Effect: set #define AT91C_TC_BCPB_CLEAR (0x2 << 24) // (TC) Effect: clear #define AT91C_TC_BCPB_TOGGLE (0x3 << 24) // (TC) Effect: toggle #define AT91C_TC_BCPC (0x3 << 26) // (TC) RC Compare Effect on TIOB #define AT91C_TC_BCPC_NONE (0x0 << 26) // (TC) Effect: none #define AT91C_TC_BCPC_SET (0x1 << 26) // (TC) Effect: set #define AT91C_TC_BCPC_CLEAR (0x2 << 26) // (TC) Effect: clear #define AT91C_TC_BCPC_TOGGLE (0x3 << 26) // (TC) Effect: toggle #define AT91C_TC_BEEVT (0x3 << 28) // (TC) External Event Effect on TIOB #define AT91C_TC_BEEVT_NONE (0x0 << 28) // (TC) Effect: none #define AT91C_TC_BEEVT_SET (0x1 << 28) // (TC) Effect: set #define AT91C_TC_BEEVT_CLEAR (0x2 << 28) // (TC) Effect: clear #define AT91C_TC_BEEVT_TOGGLE (0x3 << 28) // (TC) Effect: toggle #define AT91C_TC_BSWTRG (0x3 << 30) // (TC) Software Trigger Effect on TIOB #define AT91C_TC_BSWTRG_NONE (0x0 << 30) // (TC) Effect: none #define AT91C_TC_BSWTRG_SET (0x1 << 30) // (TC) Effect: set #define AT91C_TC_BSWTRG_CLEAR (0x2 << 30) // (TC) Effect: clear #define AT91C_TC_BSWTRG_TOGGLE (0x3 << 30) // (TC) Effect: toggle // -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register -------- #define AT91C_TC_COVFS (0x1 << 0) // (TC) Counter Overflow #define AT91C_TC_LOVRS (0x1 << 1) // (TC) Load Overrun #define AT91C_TC_CPAS (0x1 << 2) // (TC) RA Compare #define AT91C_TC_CPBS (0x1 << 3) // (TC) RB Compare #define AT91C_TC_CPCS (0x1 << 4) // (TC) RC Compare #define AT91C_TC_LDRAS (0x1 << 5) // (TC) RA Loading #define AT91C_TC_LDRBS (0x1 << 6) // (TC) RB Loading #define AT91C_TC_ETRGS (0x1 << 7) // (TC) External Trigger #define AT91C_TC_CLKSTA (0x1 << 16) // (TC) Clock Enabling #define AT91C_TC_MTIOA (0x1 << 17) // (TC) TIOA Mirror #define AT91C_TC_MTIOB (0x1 << 18) // (TC) TIOA Mirror // -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -------- // -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -------- // -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -------- // ***************************************************************************** // SOFTWARE API DEFINITION FOR Timer Counter Interface // ***************************************************************************** // *** Register offset in AT91S_TCB structure *** #define TCB_TC0 ( 0) // TC Channel 0 #define TCB_TC1 (64) // TC Channel 1 #define TCB_TC2 (128) // TC Channel 2 #define TCB_BCR (192) // TC Block Control Register #define TCB_BMR (196) // TC Block Mode Register // -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- #define AT91C_TCB_SYNC (0x1 << 0) // (TCB) Synchro Command // -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register -------- #define AT91C_TCB_TC0XC0S (0x3 << 0) // (TCB) External Clock Signal 0 Selection #define AT91C_TCB_TC0XC0S_TCLK0 (0x0) // (TCB) TCLK0 connected to XC0 #define AT91C_TCB_TC0XC0S_NONE (0x1) // (TCB) None signal connected to XC0 #define AT91C_TCB_TC0XC0S_TIOA1 (0x2) // (TCB) TIOA1 connected to XC0 #define AT91C_TCB_TC0XC0S_TIOA2 (0x3) // (TCB) TIOA2 connected to XC0 #define AT91C_TCB_TC1XC1S (0x3 << 2) // (TCB) External Clock Signal 1 Selection #define AT91C_TCB_TC1XC1S_TCLK1 (0x0 << 2) // (TCB) TCLK1 connected to XC1 #define AT91C_TCB_TC1XC1S_NONE (0x1 << 2) // (TCB) None signal connected to XC1 #define AT91C_TCB_TC1XC1S_TIOA0 (0x2 << 2) // (TCB) TIOA0 connected to XC1 #define AT91C_TCB_TC1XC1S_TIOA2 (0x3 << 2) // (TCB) TIOA2 connected to XC1 #define AT91C_TCB_TC2XC2S (0x3 << 4) // (TCB) External Clock Signal 2 Selection #define AT91C_TCB_TC2XC2S_TCLK2 (0x0 << 4) // (TCB) TCLK2 connected to XC2 #define AT91C_TCB_TC2XC2S_NONE (0x1 << 4) // (TCB) None signal connected to XC2 #define AT91C_TCB_TC2XC2S_TIOA0 (0x2 << 4) // (TCB) TIOA0 connected to XC2 #define AT91C_TCB_TC2XC2S_TIOA1 (0x3 << 4) // (TCB) TIOA2 connected to XC2 // ***************************************************************************** // SOFTWARE API DEFINITION FOR Control Area Network MailBox Interface // ***************************************************************************** // *** Register offset in AT91S_CAN_MB structure *** #define CAN_MB_MMR ( 0) // MailBox Mode Register #define CAN_MB_MAM ( 4) // MailBox Acceptance Mask Register #define CAN_MB_MID ( 8) // MailBox ID Register #define CAN_MB_MFID (12) // MailBox Family ID Register #define CAN_MB_MSR (16) // MailBox Status Register #define CAN_MB_MDL (20) // MailBox Data Low Register #define CAN_MB_MDH (24) // MailBox Data High Register #define CAN_MB_MCR (28) // MailBox Control Register // -------- CAN_MMR : (CAN_MB Offset: 0x0) CAN Message Mode Register -------- #define AT91C_CAN_MTIMEMARK (0xFFFF << 0) // (CAN_MB) Mailbox Timemark #define AT91C_CAN_PRIOR (0xF << 16) // (CAN_MB) Mailbox Priority #define AT91C_CAN_MOT (0x7 << 24) // (CAN_MB) Mailbox Object Type #define AT91C_CAN_MOT_DIS (0x0 << 24) // (CAN_MB) #define AT91C_CAN_MOT_RX (0x1 << 24) // (CAN_MB) #define AT91C_CAN_MOT_RXOVERWRITE (0x2 << 24) // (CAN_MB) #define AT91C_CAN_MOT_TX (0x3 << 24) // (CAN_MB) #define AT91C_CAN_MOT_CONSUMER (0x4 << 24) // (CAN_MB) #define AT91C_CAN_MOT_PRODUCER (0x5 << 24) // (CAN_MB) // -------- CAN_MAM : (CAN_MB Offset: 0x4) CAN Message Acceptance Mask Register -------- #define AT91C_CAN_MIDvB (0x3FFFF << 0) // (CAN_MB) Complementary bits for identifier in extended mode #define AT91C_CAN_MIDvA (0x7FF << 18) // (CAN_MB) Identifier for standard frame mode #define AT91C_CAN_MIDE (0x1 << 29) // (CAN_MB) Identifier Version // -------- CAN_MID : (CAN_MB Offset: 0x8) CAN Message ID Register -------- // -------- CAN_MFID : (CAN_MB Offset: 0xc) CAN Message Family ID Register -------- // -------- CAN_MSR : (CAN_MB Offset: 0x10) CAN Message Status Register -------- #define AT91C_CAN_MTIMESTAMP (0xFFFF << 0) // (CAN_MB) Timer Value #define AT91C_CAN_MDLC (0xF << 16) // (CAN_MB) Mailbox Data Length Code #define AT91C_CAN_MRTR (0x1 << 20) // (CAN_MB) Mailbox Remote Transmission Request #define AT91C_CAN_MABT (0x1 << 22) // (CAN_MB) Mailbox Message Abort #define AT91C_CAN_MRDY (0x1 << 23) // (CAN_MB) Mailbox Ready #define AT91C_CAN_MMI (0x1 << 24) // (CAN_MB) Mailbox Message Ignored // -------- CAN_MDL : (CAN_MB Offset: 0x14) CAN Message Data Low Register -------- // -------- CAN_MDH : (CAN_MB Offset: 0x18) CAN Message Data High Register -------- // -------- CAN_MCR : (CAN_MB Offset: 0x1c) CAN Message Control Register -------- #define AT91C_CAN_MACR (0x1 << 22) // (CAN_MB) Abort Request for Mailbox #define AT91C_CAN_MTCR (0x1 << 23) // (CAN_MB) Mailbox Transfer Command // ***************************************************************************** // SOFTWARE API DEFINITION FOR Control Area Network Interface // ***************************************************************************** // *** Register offset in AT91S_CAN structure *** #define CAN_MR ( 0) // Mode Register #define CAN_IER ( 4) // Interrupt Enable Register #define CAN_IDR ( 8) // Interrupt Disable Register #define CAN_IMR (12) // Interrupt Mask Register #define CAN_SR (16) // Status Register #define CAN_BR (20) // Baudrate Register #define CAN_TIM (24) // Timer Register #define CAN_TIMESTP (28) // Time Stamp Register #define CAN_ECR (32) // Error Counter Register #define CAN_TCR (36) // Transfer Command Register #define CAN_ACR (40) // Abort Command Register #define CAN_VR (252) // Version Register #define CAN_MB0 (512) // CAN Mailbox 0 #define CAN_MB1 (544) // CAN Mailbox 1 #define CAN_MB2 (576) // CAN Mailbox 2 #define CAN_MB3 (608) // CAN Mailbox 3 #define CAN_MB4 (640) // CAN Mailbox 4 #define CAN_MB5 (672) // CAN Mailbox 5 #define CAN_MB6 (704) // CAN Mailbox 6 #define CAN_MB7 (736) // CAN Mailbox 7 #define CAN_MB8 (768) // CAN Mailbox 8 #define CAN_MB9 (800) // CAN Mailbox 9 #define CAN_MB10 (832) // CAN Mailbox 10 #define CAN_MB11 (864) // CAN Mailbox 11 #define CAN_MB12 (896) // CAN Mailbox 12 #define CAN_MB13 (928) // CAN Mailbox 13 #define CAN_MB14 (960) // CAN Mailbox 14 #define CAN_MB15 (992) // CAN Mailbox 15 // -------- CAN_MR : (CAN Offset: 0x0) CAN Mode Register -------- #define AT91C_CAN_CANEN (0x1 << 0) // (CAN) CAN Controller Enable #define AT91C_CAN_LPM (0x1 << 1) // (CAN) Disable/Enable Low Power Mode #define AT91C_CAN_ABM (0x1 << 2) // (CAN) Disable/Enable Autobaud/Listen Mode #define AT91C_CAN_OVL (0x1 << 3) // (CAN) Disable/Enable Overload Frame #define AT91C_CAN_TEOF (0x1 << 4) // (CAN) Time Stamp messages at each end of Frame #define AT91C_CAN_TTM (0x1 << 5) // (CAN) Disable/Enable Time Trigger Mode #define AT91C_CAN_TIMFRZ (0x1 << 6) // (CAN) Enable Timer Freeze #define AT91C_CAN_DRPT (0x1 << 7) // (CAN) Disable Repeat // -------- CAN_IER : (CAN Offset: 0x4) CAN Interrupt Enable Register -------- #define AT91C_CAN_MB0 (0x1 << 0) // (CAN) Mailbox 0 Flag #define AT91C_CAN_MB1 (0x1 << 1) // (CAN) Mailbox 1 Flag #define AT91C_CAN_MB2 (0x1 << 2) // (CAN) Mailbox 2 Flag #define AT91C_CAN_MB3 (0x1 << 3) // (CAN) Mailbox 3 Flag #define AT91C_CAN_MB4 (0x1 << 4) // (CAN) Mailbox 4 Flag #define AT91C_CAN_MB5 (0x1 << 5) // (CAN) Mailbox 5 Flag #define AT91C_CAN_MB6 (0x1 << 6) // (CAN) Mailbox 6 Flag #define AT91C_CAN_MB7 (0x1 << 7) // (CAN) Mailbox 7 Flag #define AT91C_CAN_MB8 (0x1 << 8) // (CAN) Mailbox 8 Flag #define AT91C_CAN_MB9 (0x1 << 9) // (CAN) Mailbox 9 Flag #define AT91C_CAN_MB10 (0x1 << 10) // (CAN) Mailbox 10 Flag #define AT91C_CAN_MB11 (0x1 << 11) // (CAN) Mailbox 11 Flag #define AT91C_CAN_MB12 (0x1 << 12) // (CAN) Mailbox 12 Flag #define AT91C_CAN_MB13 (0x1 << 13) // (CAN) Mailbox 13 Flag #define AT91C_CAN_MB14 (0x1 << 14) // (CAN) Mailbox 14 Flag #define AT91C_CAN_MB15 (0x1 << 15) // (CAN) Mailbox 15 Flag #define AT91C_CAN_ERRA (0x1 << 16) // (CAN) Error Active Mode Flag #define AT91C_CAN_WARN (0x1 << 17) // (CAN) Warning Limit Flag #define AT91C_CAN_ERRP (0x1 << 18) // (CAN) Error Passive Mode Flag #define AT91C_CAN_BOFF (0x1 << 19) // (CAN) Bus Off Mode Flag #define AT91C_CAN_SLEEP (0x1 << 20) // (CAN) Sleep Flag #define AT91C_CAN_WAKEUP (0x1 << 21) // (CAN) Wakeup Flag #define AT91C_CAN_TOVF (0x1 << 22) // (CAN) Timer Overflow Flag #define AT91C_CAN_TSTP (0x1 << 23) // (CAN) Timestamp Flag #define AT91C_CAN_CERR (0x1 << 24) // (CAN) CRC Error #define AT91C_CAN_SERR (0x1 << 25) // (CAN) Stuffing Error #define AT91C_CAN_AERR (0x1 << 26) // (CAN) Acknowledgment Error #define AT91C_CAN_FERR (0x1 << 27) // (CAN) Form Error #define AT91C_CAN_BERR (0x1 << 28) // (CAN) Bit Error // -------- CAN_IDR : (CAN Offset: 0x8) CAN Interrupt Disable Register -------- // -------- CAN_IMR : (CAN Offset: 0xc) CAN Interrupt Mask Register -------- // -------- CAN_SR : (CAN Offset: 0x10) CAN Status Register -------- #define AT91C_CAN_RBSY (0x1 << 29) // (CAN) Receiver Busy #define AT91C_CAN_TBSY (0x1 << 30) // (CAN) Transmitter Busy #define AT91C_CAN_OVLY (0x1 << 31) // (CAN) Overload Busy // -------- CAN_BR : (CAN Offset: 0x14) CAN Baudrate Register -------- #define AT91C_CAN_PHASE2 (0x7 << 0) // (CAN) Phase 2 segment #define AT91C_CAN_PHASE1 (0x7 << 4) // (CAN) Phase 1 segment #define AT91C_CAN_PROPAG (0x7 << 8) // (CAN) Programmation time segment #define AT91C_CAN_SYNC (0x3 << 12) // (CAN) Re-synchronization jump width segment #define AT91C_CAN_BRP (0x7F << 16) // (CAN) Baudrate Prescaler #define AT91C_CAN_SMP (0x1 << 24) // (CAN) Sampling mode // -------- CAN_TIM : (CAN Offset: 0x18) CAN Timer Register -------- #define AT91C_CAN_TIMER (0xFFFF << 0) // (CAN) Timer field // -------- CAN_TIMESTP : (CAN Offset: 0x1c) CAN Timestamp Register -------- // -------- CAN_ECR : (CAN Offset: 0x20) CAN Error Counter Register -------- #define AT91C_CAN_REC (0xFF << 0) // (CAN) Receive Error Counter #define AT91C_CAN_TEC (0xFF << 16) // (CAN) Transmit Error Counter // -------- CAN_TCR : (CAN Offset: 0x24) CAN Transfer Command Register -------- #define AT91C_CAN_TIMRST (0x1 << 31) // (CAN) Timer Reset Field // -------- CAN_ACR : (CAN Offset: 0x28) CAN Abort Command Register -------- // ***************************************************************************** // SOFTWARE API DEFINITION FOR Ethernet MAC 10/100 // ***************************************************************************** // *** Register offset in AT91S_EMAC structure *** #define EMAC_NCR ( 0) // Network Control Register #define EMAC_NCFGR ( 4) // Network Configuration Register #define EMAC_NSR ( 8) // Network Status Register #define EMAC_TSR (20) // Transmit Status Register #define EMAC_RBQP (24) // Receive Buffer Queue Pointer #define EMAC_TBQP (28) // Transmit Buffer Queue Pointer #define EMAC_RSR (32) // Receive Status Register #define EMAC_ISR (36) // Interrupt Status Register #define EMAC_IER (40) // Interrupt Enable Register #define EMAC_IDR (44) // Interrupt Disable Register #define EMAC_IMR (48) // Interrupt Mask Register #define EMAC_MAN (52) // PHY Maintenance Register #define EMAC_PTR (56) // Pause Time Register #define EMAC_PFR (60) // Pause Frames received Register #define EMAC_FTO (64) // Frames Transmitted OK Register #define EMAC_SCF (68) // Single Collision Frame Register #define EMAC_MCF (72) // Multiple Collision Frame Register #define EMAC_FRO (76) // Frames Received OK Register #define EMAC_FCSE (80) // Frame Check Sequence Error Register #define EMAC_ALE (84) // Alignment Error Register #define EMAC_DTF (88) // Deferred Transmission Frame Register #define EMAC_LCOL (92) // Late Collision Register #define EMAC_ECOL (96) // Excessive Collision Register #define EMAC_TUND (100) // Transmit Underrun Error Register #define EMAC_CSE (104) // Carrier Sense Error Register #define EMAC_RRE (108) // Receive Ressource Error Register #define EMAC_ROV (112) // Receive Overrun Errors Register #define EMAC_RSE (116) // Receive Symbol Errors Register #define EMAC_ELE (120) // Excessive Length Errors Register #define EMAC_RJA (124) // Receive Jabbers Register #define EMAC_USF (128) // Undersize Frames Register #define EMAC_STE (132) // SQE Test Error Register #define EMAC_RLE (136) // Receive Length Field Mismatch Register #define EMAC_TPF (140) // Transmitted Pause Frames Register #define EMAC_HRB (144) // Hash Address Bottom[31:0] #define EMAC_HRT (148) // Hash Address Top[63:32] #define EMAC_SA1L (152) // Specific Address 1 Bottom, First 4 bytes #define EMAC_SA1H (156) // Specific Address 1 Top, Last 2 bytes #define EMAC_SA2L (160) // Specific Address 2 Bottom, First 4 bytes #define EMAC_SA2H (164) // Specific Address 2 Top, Last 2 bytes #define EMAC_SA3L (168) // Specific Address 3 Bottom, First 4 bytes #define EMAC_SA3H (172) // Specific Address 3 Top, Last 2 bytes #define EMAC_SA4L (176) // Specific Address 4 Bottom, First 4 bytes #define EMAC_SA4H (180) // Specific Address 4 Top, Last 2 bytes #define EMAC_TID (184) // Type ID Checking Register #define EMAC_TPQ (188) // Transmit Pause Quantum Register #define EMAC_USRIO (192) // USER Input/Output Register #define EMAC_WOL (196) // Wake On LAN Register #define EMAC_REV (252) // Revision Register // -------- EMAC_NCR : (EMAC Offset: 0x0) -------- #define AT91C_EMAC_LB (0x1 << 0) // (EMAC) Loopback. Optional. When set, loopback signal is at high level. #define AT91C_EMAC_LLB (0x1 << 1) // (EMAC) Loopback local. #define AT91C_EMAC_RE (0x1 << 2) // (EMAC) Receive enable. #define AT91C_EMAC_TE (0x1 << 3) // (EMAC) Transmit enable. #define AT91C_EMAC_MPE (0x1 << 4) // (EMAC) Management port enable. #define AT91C_EMAC_CLRSTAT (0x1 << 5) // (EMAC) Clear statistics registers. #define AT91C_EMAC_INCSTAT (0x1 << 6) // (EMAC) Increment statistics registers. #define AT91C_EMAC_WESTAT (0x1 << 7) // (EMAC) Write enable for statistics registers. #define AT91C_EMAC_BP (0x1 << 8) // (EMAC) Back pressure. #define AT91C_EMAC_TSTART (0x1 << 9) // (EMAC) Start Transmission. #define AT91C_EMAC_THALT (0x1 << 10) // (EMAC) Transmission Halt. #define AT91C_EMAC_TPFR (0x1 << 11) // (EMAC) Transmit pause frame #define AT91C_EMAC_TZQ (0x1 << 12) // (EMAC) Transmit zero quantum pause frame // -------- EMAC_NCFGR : (EMAC Offset: 0x4) Network Configuration Register -------- #define AT91C_EMAC_SPD (0x1 << 0) // (EMAC) Speed. #define AT91C_EMAC_FD (0x1 << 1) // (EMAC) Full duplex. #define AT91C_EMAC_JFRAME (0x1 << 3) // (EMAC) Jumbo Frames. #define AT91C_EMAC_CAF (0x1 << 4) // (EMAC) Copy all frames. #define AT91C_EMAC_NBC (0x1 << 5) // (EMAC) No broadcast. #define AT91C_EMAC_MTI (0x1 << 6) // (EMAC) Multicast hash event enable #define AT91C_EMAC_UNI (0x1 << 7) // (EMAC) Unicast hash enable. #define AT91C_EMAC_BIG (0x1 << 8) // (EMAC) Receive 1522 bytes. #define AT91C_EMAC_EAE (0x1 << 9) // (EMAC) External address match enable. #define AT91C_EMAC_CLK (0x3 << 10) // (EMAC) #define AT91C_EMAC_CLK_HCLK_8 (0x0 << 10) // (EMAC) HCLK divided by 8 #define AT91C_EMAC_CLK_HCLK_16 (0x1 << 10) // (EMAC) HCLK divided by 16 #define AT91C_EMAC_CLK_HCLK_32 (0x2 << 10) // (EMAC) HCLK divided by 32 #define AT91C_EMAC_CLK_HCLK_64 (0x3 << 10) // (EMAC) HCLK divided by 64 #define AT91C_EMAC_RTY (0x1 << 12) // (EMAC) #define AT91C_EMAC_PAE (0x1 << 13) // (EMAC) #define AT91C_EMAC_RBOF (0x3 << 14) // (EMAC) #define AT91C_EMAC_RBOF_OFFSET_0 (0x0 << 14) // (EMAC) no offset from start of receive buffer #define AT91C_EMAC_RBOF_OFFSET_1 (0x1 << 14) // (EMAC) one byte offset from start of receive buffer #define AT91C_EMAC_RBOF_OFFSET_2 (0x2 << 14) // (EMAC) two bytes offset from start of receive buffer #define AT91C_EMAC_RBOF_OFFSET_3 (0x3 << 14) // (EMAC) three bytes offset from start of receive buffer #define AT91C_EMAC_RLCE (0x1 << 16) // (EMAC) Receive Length field Checking Enable #define AT91C_EMAC_DRFCS (0x1 << 17) // (EMAC) Discard Receive FCS #define AT91C_EMAC_EFRHD (0x1 << 18) // (EMAC) #define AT91C_EMAC_IRXFCS (0x1 << 19) // (EMAC) Ignore RX FCS // -------- EMAC_NSR : (EMAC Offset: 0x8) Network Status Register -------- #define AT91C_EMAC_LINKR (0x1 << 0) // (EMAC) #define AT91C_EMAC_MDIO (0x1 << 1) // (EMAC) #define AT91C_EMAC_IDLE (0x1 << 2) // (EMAC) // -------- EMAC_TSR : (EMAC Offset: 0x14) Transmit Status Register -------- #define AT91C_EMAC_UBR (0x1 << 0) // (EMAC) #define AT91C_EMAC_COL (0x1 << 1) // (EMAC) #define AT91C_EMAC_RLES (0x1 << 2) // (EMAC) #define AT91C_EMAC_TGO (0x1 << 3) // (EMAC) Transmit Go #define AT91C_EMAC_BEX (0x1 << 4) // (EMAC) Buffers exhausted mid frame #define AT91C_EMAC_COMP (0x1 << 5) // (EMAC) #define AT91C_EMAC_UND (0x1 << 6) // (EMAC) // -------- EMAC_RSR : (EMAC Offset: 0x20) Receive Status Register -------- #define AT91C_EMAC_BNA (0x1 << 0) // (EMAC) #define AT91C_EMAC_REC (0x1 << 1) // (EMAC) #define AT91C_EMAC_OVR (0x1 << 2) // (EMAC) // -------- EMAC_ISR : (EMAC Offset: 0x24) Interrupt Status Register -------- #define AT91C_EMAC_MFD (0x1 << 0) // (EMAC) #define AT91C_EMAC_RCOMP (0x1 << 1) // (EMAC) #define AT91C_EMAC_RXUBR (0x1 << 2) // (EMAC) #define AT91C_EMAC_TXUBR (0x1 << 3) // (EMAC) #define AT91C_EMAC_TUNDR (0x1 << 4) // (EMAC) #define AT91C_EMAC_RLEX (0x1 << 5) // (EMAC) #define AT91C_EMAC_TXERR (0x1 << 6) // (EMAC) #define AT91C_EMAC_TCOMP (0x1 << 7) // (EMAC) #define AT91C_EMAC_LINK (0x1 << 9) // (EMAC) #define AT91C_EMAC_ROVR (0x1 << 10) // (EMAC) #define AT91C_EMAC_HRESP (0x1 << 11) // (EMAC) #define AT91C_EMAC_PFRE (0x1 << 12) // (EMAC) #define AT91C_EMAC_PTZ (0x1 << 13) // (EMAC) // -------- EMAC_IER : (EMAC Offset: 0x28) Interrupt Enable Register -------- // -------- EMAC_IDR : (EMAC Offset: 0x2c) Interrupt Disable Register -------- // -------- EMAC_IMR : (EMAC Offset: 0x30) Interrupt Mask Register -------- // -------- EMAC_MAN : (EMAC Offset: 0x34) PHY Maintenance Register -------- #define AT91C_EMAC_DATA (0xFFFF << 0) // (EMAC) #define AT91C_EMAC_CODE (0x3 << 16) // (EMAC) #define AT91C_EMAC_REGA (0x1F << 18) // (EMAC) #define AT91C_EMAC_PHYA (0x1F << 23) // (EMAC) #define AT91C_EMAC_RW (0x3 << 28) // (EMAC) #define AT91C_EMAC_SOF (0x3 << 30) // (EMAC) // -------- EMAC_USRIO : (EMAC Offset: 0xc0) USER Input Output Register -------- #define AT91C_EMAC_RMII (0x1 << 0) // (EMAC) Reduce MII // -------- EMAC_WOL : (EMAC Offset: 0xc4) Wake On LAN Register -------- #define AT91C_EMAC_IP (0xFFFF << 0) // (EMAC) ARP request IP address #define AT91C_EMAC_MAG (0x1 << 16) // (EMAC) Magic packet event enable #define AT91C_EMAC_ARP (0x1 << 17) // (EMAC) ARP request event enable #define AT91C_EMAC_SA1 (0x1 << 18) // (EMAC) Specific address register 1 event enable // -------- EMAC_REV : (EMAC Offset: 0xfc) Revision Register -------- #define AT91C_EMAC_REVREF (0xFFFF << 0) // (EMAC) #define AT91C_EMAC_PARTREF (0xFFFF << 16) // (EMAC) // ***************************************************************************** // SOFTWARE API DEFINITION FOR Analog to Digital Convertor // ***************************************************************************** // *** Register offset in AT91S_ADC structure *** #define ADC_CR ( 0) // ADC Control Register #define ADC_MR ( 4) // ADC Mode Register #define ADC_CHER (16) // ADC Channel Enable Register #define ADC_CHDR (20) // ADC Channel Disable Register #define ADC_CHSR (24) // ADC Channel Status Register #define ADC_SR (28) // ADC Status Register #define ADC_LCDR (32) // ADC Last Converted Data Register #define ADC_IER (36) // ADC Interrupt Enable Register #define ADC_IDR (40) // ADC Interrupt Disable Register #define ADC_IMR (44) // ADC Interrupt Mask Register #define ADC_CDR0 (48) // ADC Channel Data Register 0 #define ADC_CDR1 (52) // ADC Channel Data Register 1 #define ADC_CDR2 (56) // ADC Channel Data Register 2 #define ADC_CDR3 (60) // ADC Channel Data Register 3 #define ADC_CDR4 (64) // ADC Channel Data Register 4 #define ADC_CDR5 (68) // ADC Channel Data Register 5 #define ADC_CDR6 (72) // ADC Channel Data Register 6 #define ADC_CDR7 (76) // ADC Channel Data Register 7 #define ADC_RPR (256) // Receive Pointer Register #define ADC_RCR (260) // Receive Counter Register #define ADC_TPR (264) // Transmit Pointer Register #define ADC_TCR (268) // Transmit Counter Register #define ADC_RNPR (272) // Receive Next Pointer Register #define ADC_RNCR (276) // Receive Next Counter Register #define ADC_TNPR (280) // Transmit Next Pointer Register #define ADC_TNCR (284) // Transmit Next Counter Register #define ADC_PTCR (288) // PDC Transfer Control Register #define ADC_PTSR (292) // PDC Transfer Status Register // -------- ADC_CR : (ADC Offset: 0x0) ADC Control Register -------- #define AT91C_ADC_SWRST (0x1 << 0) // (ADC) Software Reset #define AT91C_ADC_START (0x1 << 1) // (ADC) Start Conversion // -------- ADC_MR : (ADC Offset: 0x4) ADC Mode Register -------- #define AT91C_ADC_TRGEN (0x1 << 0) // (ADC) Trigger Enable #define AT91C_ADC_TRGEN_DIS (0x0) // (ADC) Hradware triggers are disabled. Starting a conversion is only possible by software #define AT91C_ADC_TRGEN_EN (0x1) // (ADC) Hardware trigger selected by TRGSEL field is enabled. #define AT91C_ADC_TRGSEL (0x7 << 1) // (ADC) Trigger Selection #define AT91C_ADC_TRGSEL_TIOA0 (0x0 << 1) // (ADC) Selected TRGSEL = TIAO0 #define AT91C_ADC_TRGSEL_TIOA1 (0x1 << 1) // (ADC) Selected TRGSEL = TIAO1 #define AT91C_ADC_TRGSEL_TIOA2 (0x2 << 1) // (ADC) Selected TRGSEL = TIAO2 #define AT91C_ADC_TRGSEL_TIOA3 (0x3 << 1) // (ADC) Selected TRGSEL = TIAO3 #define AT91C_ADC_TRGSEL_TIOA4 (0x4 << 1) // (ADC) Selected TRGSEL = TIAO4 #define AT91C_ADC_TRGSEL_TIOA5 (0x5 << 1) // (ADC) Selected TRGSEL = TIAO5 #define AT91C_ADC_TRGSEL_EXT (0x6 << 1) // (ADC) Selected TRGSEL = External Trigger #define AT91C_ADC_LOWRES (0x1 << 4) // (ADC) Resolution. #define AT91C_ADC_LOWRES_10_BIT (0x0 << 4) // (ADC) 10-bit resolution #define AT91C_ADC_LOWRES_8_BIT (0x1 << 4) // (ADC) 8-bit resolution #define AT91C_ADC_SLEEP (0x1 << 5) // (ADC) Sleep Mode #define AT91C_ADC_SLEEP_NORMAL_MODE (0x0 << 5) // (ADC) Normal Mode #define AT91C_ADC_SLEEP_MODE (0x1 << 5) // (ADC) Sleep Mode #define AT91C_ADC_PRESCAL (0x3F << 8) // (ADC) Prescaler rate selection #define AT91C_ADC_STARTUP (0x1F << 16) // (ADC) Startup Time #define AT91C_ADC_SHTIM (0xF << 24) // (ADC) Sample & Hold Time // -------- ADC_CHER : (ADC Offset: 0x10) ADC Channel Enable Register -------- #define AT91C_ADC_CH0 (0x1 << 0) // (ADC) Channel 0 #define AT91C_ADC_CH1 (0x1 << 1) // (ADC) Channel 1 #define AT91C_ADC_CH2 (0x1 << 2) // (ADC) Channel 2 #define AT91C_ADC_CH3 (0x1 << 3) // (ADC) Channel 3 #define AT91C_ADC_CH4 (0x1 << 4) // (ADC) Channel 4 #define AT91C_ADC_CH5 (0x1 << 5) // (ADC) Channel 5 #define AT91C_ADC_CH6 (0x1 << 6) // (ADC) Channel 6 #define AT91C_ADC_CH7 (0x1 << 7) // (ADC) Channel 7 // -------- ADC_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register -------- // -------- ADC_CHSR : (ADC Offset: 0x18) ADC Channel Status Register -------- // -------- ADC_SR : (ADC Offset: 0x1c) ADC Status Register -------- #define AT91C_ADC_EOC0 (0x1 << 0) // (ADC) End of Conversion #define AT91C_ADC_EOC1 (0x1 << 1) // (ADC) End of Conversion #define AT91C_ADC_EOC2 (0x1 << 2) // (ADC) End of Conversion #define AT91C_ADC_EOC3 (0x1 << 3) // (ADC) End of Conversion #define AT91C_ADC_EOC4 (0x1 << 4) // (ADC) End of Conversion #define AT91C_ADC_EOC5 (0x1 << 5) // (ADC) End of Conversion #define AT91C_ADC_EOC6 (0x1 << 6) // (ADC) End of Conversion #define AT91C_ADC_EOC7 (0x1 << 7) // (ADC) End of Conversion #define AT91C_ADC_OVRE0 (0x1 << 8) // (ADC) Overrun Error #define AT91C_ADC_OVRE1 (0x1 << 9) // (ADC) Overrun Error #define AT91C_ADC_OVRE2 (0x1 << 10) // (ADC) Overrun Error #define AT91C_ADC_OVRE3 (0x1 << 11) // (ADC) Overrun Error #define AT91C_ADC_OVRE4 (0x1 << 12) // (ADC) Overrun Error #define AT91C_ADC_OVRE5 (0x1 << 13) // (ADC) Overrun Error #define AT91C_ADC_OVRE6 (0x1 << 14) // (ADC) Overrun Error #define AT91C_ADC_OVRE7 (0x1 << 15) // (ADC) Overrun Error #define AT91C_ADC_DRDY (0x1 << 16) // (ADC) Data Ready #define AT91C_ADC_GOVRE (0x1 << 17) // (ADC) General Overrun #define AT91C_ADC_ENDRX (0x1 << 18) // (ADC) End of Receiver Transfer #define AT91C_ADC_RXBUFF (0x1 << 19) // (ADC) RXBUFF Interrupt // -------- ADC_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register -------- #define AT91C_ADC_LDATA (0x3FF << 0) // (ADC) Last Data Converted // -------- ADC_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register -------- // -------- ADC_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register -------- // -------- ADC_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register -------- // -------- ADC_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 -------- #define AT91C_ADC_DATA (0x3FF << 0) // (ADC) Converted Data // -------- ADC_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 -------- // -------- ADC_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 -------- // -------- ADC_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 -------- // -------- ADC_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 -------- // -------- ADC_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 -------- // -------- ADC_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 -------- // -------- ADC_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 -------- // ***************************************************************************** // SOFTWARE API DEFINITION FOR Advanced Encryption Standard // ***************************************************************************** // *** Register offset in AT91S_AES structure *** #define AES_CR ( 0) // Control Register #define AES_MR ( 4) // Mode Register #define AES_IER (16) // Interrupt Enable Register #define AES_IDR (20) // Interrupt Disable Register #define AES_IMR (24) // Interrupt Mask Register #define AES_ISR (28) // Interrupt Status Register #define AES_KEYWxR (32) // Key Word x Register #define AES_IDATAxR (64) // Input Data x Register #define AES_ODATAxR (80) // Output Data x Register #define AES_IVxR (96) // Initialization Vector x Register #define AES_VR (252) // AES Version Register #define AES_RPR (256) // Receive Pointer Register #define AES_RCR (260) // Receive Counter Register #define AES_TPR (264) // Transmit Pointer Register #define AES_TCR (268) // Transmit Counter Register #define AES_RNPR (272) // Receive Next Pointer Register #define AES_RNCR (276) // Receive Next Counter Register #define AES_TNPR (280) // Transmit Next Pointer Register #define AES_TNCR (284) // Transmit Next Counter Register #define AES_PTCR (288) // PDC Transfer Control Register #define AES_PTSR (292) // PDC Transfer Status Register // -------- AES_CR : (AES Offset: 0x0) Control Register -------- #define AT91C_AES_START (0x1 << 0) // (AES) Starts Processing #define AT91C_AES_SWRST (0x1 << 8) // (AES) Software Reset #define AT91C_AES_LOADSEED (0x1 << 16) // (AES) Random Number Generator Seed Loading // -------- AES_MR : (AES Offset: 0x4) Mode Register -------- #define AT91C_AES_CIPHER (0x1 << 0) // (AES) Processing Mode #define AT91C_AES_PROCDLY (0xF << 4) // (AES) Processing Delay #define AT91C_AES_SMOD (0x3 << 8) // (AES) Start Mode #define AT91C_AES_SMOD_MANUAL (0x0 << 8) // (AES) Manual Mode: The START bit in register AES_CR must be set to begin encryption or decryption. #define AT91C_AES_SMOD_AUTO (0x1 << 8) // (AES) Auto Mode: no action in AES_CR is necessary (cf datasheet). #define AT91C_AES_SMOD_PDC (0x2 << 8) // (AES) PDC Mode (cf datasheet). #define AT91C_AES_OPMOD (0x7 << 12) // (AES) Operation Mode #define AT91C_AES_OPMOD_ECB (0x0 << 12) // (AES) ECB Electronic CodeBook mode. #define AT91C_AES_OPMOD_CBC (0x1 << 12) // (AES) CBC Cipher Block Chaining mode. #define AT91C_AES_OPMOD_OFB (0x2 << 12) // (AES) OFB Output Feedback mode. #define AT91C_AES_OPMOD_CFB (0x3 << 12) // (AES) CFB Cipher Feedback mode. #define AT91C_AES_OPMOD_CTR (0x4 << 12) // (AES) CTR Counter mode. #define AT91C_AES_LOD (0x1 << 15) // (AES) Last Output Data Mode #define AT91C_AES_CFBS (0x7 << 16) // (AES) Cipher Feedback Data Size #define AT91C_AES_CFBS_128_BIT (0x0 << 16) // (AES) 128-bit. #define AT91C_AES_CFBS_64_BIT (0x1 << 16) // (AES) 64-bit. #define AT91C_AES_CFBS_32_BIT (0x2 << 16) // (AES) 32-bit. #define AT91C_AES_CFBS_16_BIT (0x3 << 16) // (AES) 16-bit. #define AT91C_AES_CFBS_8_BIT (0x4 << 16) // (AES) 8-bit. #define AT91C_AES_CKEY (0xF << 20) // (AES) Countermeasure Key #define AT91C_AES_CTYPE (0x1F << 24) // (AES) Countermeasure Type #define AT91C_AES_CTYPE_TYPE1_EN (0x1 << 24) // (AES) Countermeasure type 1 is enabled. #define AT91C_AES_CTYPE_TYPE2_EN (0x2 << 24) // (AES) Countermeasure type 2 is enabled. #define AT91C_AES_CTYPE_TYPE3_EN (0x4 << 24) // (AES) Countermeasure type 3 is enabled. #define AT91C_AES_CTYPE_TYPE4_EN (0x8 << 24) // (AES) Countermeasure type 4 is enabled. #define AT91C_AES_CTYPE_TYPE5_EN (0x10 << 24) // (AES) Countermeasure type 5 is enabled. // -------- AES_IER : (AES Offset: 0x10) Interrupt Enable Register -------- #define AT91C_AES_DATRDY (0x1 << 0) // (AES) DATRDY #define AT91C_AES_ENDRX (0x1 << 1) // (AES) PDC Read Buffer End #define AT91C_AES_ENDTX (0x1 << 2) // (AES) PDC Write Buffer End #define AT91C_AES_RXBUFF (0x1 << 3) // (AES) PDC Read Buffer Full #define AT91C_AES_TXBUFE (0x1 << 4) // (AES) PDC Write Buffer Empty #define AT91C_AES_URAD (0x1 << 8) // (AES) Unspecified Register Access Detection // -------- AES_IDR : (AES Offset: 0x14) Interrupt Disable Register -------- // -------- AES_IMR : (AES Offset: 0x18) Interrupt Mask Register -------- // -------- AES_ISR : (AES Offset: 0x1c) Interrupt Status Register -------- #define AT91C_AES_URAT (0x7 << 12) // (AES) Unspecified Register Access Type Status #define AT91C_AES_URAT_IN_DAT_WRITE_DATPROC (0x0 << 12) // (AES) Input data register written during the data processing in PDC mode. #define AT91C_AES_URAT_OUT_DAT_READ_DATPROC (0x1 << 12) // (AES) Output data register read during the data processing. #define AT91C_AES_URAT_MODEREG_WRITE_DATPROC (0x2 << 12) // (AES) Mode register written during the data processing. #define AT91C_AES_URAT_OUT_DAT_READ_SUBKEY (0x3 << 12) // (AES) Output data register read during the sub-keys generation. #define AT91C_AES_URAT_MODEREG_WRITE_SUBKEY (0x4 << 12) // (AES) Mode register written during the sub-keys generation. #define AT91C_AES_URAT_WO_REG_READ (0x5 << 12) // (AES) Write-only register read access. // ***************************************************************************** // SOFTWARE API DEFINITION FOR Triple Data Encryption Standard // ***************************************************************************** // *** Register offset in AT91S_TDES structure *** #define TDES_CR ( 0) // Control Register #define TDES_MR ( 4) // Mode Register #define TDES_IER (16) // Interrupt Enable Register #define TDES_IDR (20) // Interrupt Disable Register #define TDES_IMR (24) // Interrupt Mask Register #define TDES_ISR (28) // Interrupt Status Register #define TDES_KEY1WxR (32) // Key 1 Word x Register #define TDES_KEY2WxR (40) // Key 2 Word x Register #define TDES_KEY3WxR (48) // Key 3 Word x Register #define TDES_IDATAxR (64) // Input Data x Register #define TDES_ODATAxR (80) // Output Data x Register #define TDES_IVxR (96) // Initialization Vector x Register #define TDES_VR (252) // TDES Version Register #define TDES_RPR (256) // Receive Pointer Register #define TDES_RCR (260) // Receive Counter Register #define TDES_TPR (264) // Transmit Pointer Register #define TDES_TCR (268) // Transmit Counter Register #define TDES_RNPR (272) // Receive Next Pointer Register #define TDES_RNCR (276) // Receive Next Counter Register #define TDES_TNPR (280) // Transmit Next Pointer Register #define TDES_TNCR (284) // Transmit Next Counter Register #define TDES_PTCR (288) // PDC Transfer Control Register #define TDES_PTSR (292) // PDC Transfer Status Register // -------- TDES_CR : (TDES Offset: 0x0) Control Register -------- #define AT91C_TDES_START (0x1 << 0) // (TDES) Starts Processing #define AT91C_TDES_SWRST (0x1 << 8) // (TDES) Software Reset // -------- TDES_MR : (TDES Offset: 0x4) Mode Register -------- #define AT91C_TDES_CIPHER (0x1 << 0) // (TDES) Processing Mode #define AT91C_TDES_TDESMOD (0x1 << 1) // (TDES) Single or Triple DES Mode #define AT91C_TDES_KEYMOD (0x1 << 4) // (TDES) Key Mode #define AT91C_TDES_SMOD (0x3 << 8) // (TDES) Start Mode #define AT91C_TDES_SMOD_MANUAL (0x0 << 8) // (TDES) Manual Mode: The START bit in register TDES_CR must be set to begin encryption or decryption. #define AT91C_TDES_SMOD_AUTO (0x1 << 8) // (TDES) Auto Mode: no action in TDES_CR is necessary (cf datasheet). #define AT91C_TDES_SMOD_PDC (0x2 << 8) // (TDES) PDC Mode (cf datasheet). #define AT91C_TDES_OPMOD (0x3 << 12) // (TDES) Operation Mode #define AT91C_TDES_OPMOD_ECB (0x0 << 12) // (TDES) ECB Electronic CodeBook mode. #define AT91C_TDES_OPMOD_CBC (0x1 << 12) // (TDES) CBC Cipher Block Chaining mode. #define AT91C_TDES_OPMOD_OFB (0x2 << 12) // (TDES) OFB Output Feedback mode. #define AT91C_TDES_OPMOD_CFB (0x3 << 12) // (TDES) CFB Cipher Feedback mode. #define AT91C_TDES_LOD (0x1 << 15) // (TDES) Last Output Data Mode #define AT91C_TDES_CFBS (0x3 << 16) // (TDES) Cipher Feedback Data Size #define AT91C_TDES_CFBS_64_BIT (0x0 << 16) // (TDES) 64-bit. #define AT91C_TDES_CFBS_32_BIT (0x1 << 16) // (TDES) 32-bit. #define AT91C_TDES_CFBS_16_BIT (0x2 << 16) // (TDES) 16-bit. #define AT91C_TDES_CFBS_8_BIT (0x3 << 16) // (TDES) 8-bit. // -------- TDES_IER : (TDES Offset: 0x10) Interrupt Enable Register -------- #define AT91C_TDES_DATRDY (0x1 << 0) // (TDES) DATRDY #define AT91C_TDES_ENDRX (0x1 << 1) // (TDES) PDC Read Buffer End #define AT91C_TDES_ENDTX (0x1 << 2) // (TDES) PDC Write Buffer End #define AT91C_TDES_RXBUFF (0x1 << 3) // (TDES) PDC Read Buffer Full #define AT91C_TDES_TXBUFE (0x1 << 4) // (TDES) PDC Write Buffer Empty #define AT91C_TDES_URAD (0x1 << 8) // (TDES) Unspecified Register Access Detection // -------- TDES_IDR : (TDES Offset: 0x14) Interrupt Disable Register -------- // -------- TDES_IMR : (TDES Offset: 0x18) Interrupt Mask Register -------- // -------- TDES_ISR : (TDES Offset: 0x1c) Interrupt Status Register -------- #define AT91C_TDES_URAT (0x3 << 12) // (TDES) Unspecified Register Access Type Status #define AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC (0x0 << 12) // (TDES) Input data register written during the data processing in PDC mode. #define AT91C_TDES_URAT_OUT_DAT_READ_DATPROC (0x1 << 12) // (TDES) Output data register read during the data processing. #define AT91C_TDES_URAT_MODEREG_WRITE_DATPROC (0x2 << 12) // (TDES) Mode register written during the data processing. #define AT91C_TDES_URAT_WO_REG_READ (0x3 << 12) // (TDES) Write-only register read access. // ***************************************************************************** // REGISTER ADDRESS DEFINITION FOR AT91SAM7X256 // ***************************************************************************** // ========== Register definition for SYS peripheral ========== // ========== Register definition for AIC peripheral ========== #define AT91C_AIC_IVR (0xFFFFF100) // (AIC) IRQ Vector Register #define AT91C_AIC_SMR (0xFFFFF000) // (AIC) Source Mode Register #define AT91C_AIC_FVR (0xFFFFF104) // (AIC) FIQ Vector Register #define AT91C_AIC_DCR (0xFFFFF138) // (AIC) Debug Control Register (Protect) #define AT91C_AIC_EOICR (0xFFFFF130) // (AIC) End of Interrupt Command Register #define AT91C_AIC_SVR (0xFFFFF080) // (AIC) Source Vector Register #define AT91C_AIC_FFSR (0xFFFFF148) // (AIC) Fast Forcing Status Register #define AT91C_AIC_ICCR (0xFFFFF128) // (AIC) Interrupt Clear Command Register #define AT91C_AIC_ISR (0xFFFFF108) // (AIC) Interrupt Status Register #define AT91C_AIC_IMR (0xFFFFF110) // (AIC) Interrupt Mask Register #define AT91C_AIC_IPR (0xFFFFF10C) // (AIC) Interrupt Pending Register #define AT91C_AIC_FFER (0xFFFFF140) // (AIC) Fast Forcing Enable Register #define AT91C_AIC_IECR (0xFFFFF120) // (AIC) Interrupt Enable Command Register #define AT91C_AIC_ISCR (0xFFFFF12C) // (AIC) Interrupt Set Command Register #define AT91C_AIC_FFDR (0xFFFFF144) // (AIC) Fast Forcing Disable Register #define AT91C_AIC_CISR (0xFFFFF114) // (AIC) Core Interrupt Status Register #define AT91C_AIC_IDCR (0xFFFFF124) // (AIC) Interrupt Disable Command Register #define AT91C_AIC_SPU (0xFFFFF134) // (AIC) Spurious Vector Register // ========== Register definition for PDC_DBGU peripheral ========== #define AT91C_DBGU_TCR (0xFFFFF30C) // (PDC_DBGU) Transmit Counter Register #define AT91C_DBGU_RNPR (0xFFFFF310) // (PDC_DBGU) Receive Next Pointer Register #define AT91C_DBGU_TNPR (0xFFFFF318) // (PDC_DBGU) Transmit Next Pointer Register #define AT91C_DBGU_TPR (0xFFFFF308) // (PDC_DBGU) Transmit Pointer Register #define AT91C_DBGU_RPR (0xFFFFF300) // (PDC_DBGU) Receive Pointer Register #define AT91C_DBGU_RCR (0xFFFFF304) // (PDC_DBGU) Receive Counter Register #define AT91C_DBGU_RNCR (0xFFFFF314) // (PDC_DBGU) Receive Next Counter Register #define AT91C_DBGU_PTCR (0xFFFFF320) // (PDC_DBGU) PDC Transfer Control Register #define AT91C_DBGU_PTSR (0xFFFFF324) // (PDC_DBGU) PDC Transfer Status Register #define AT91C_DBGU_TNCR (0xFFFFF31C) // (PDC_DBGU) Transmit Next Counter Register // ========== Register definition for DBGU peripheral ========== #define AT91C_DBGU_EXID (0xFFFFF244) // (DBGU) Chip ID Extension Register #define AT91C_DBGU_BRGR (0xFFFFF220) // (DBGU) Baud Rate Generator Register #define AT91C_DBGU_IDR (0xFFFFF20C) // (DBGU) Interrupt Disable Register #define AT91C_DBGU_CSR (0xFFFFF214) // (DBGU) Channel Status Register #define AT91C_DBGU_CIDR (0xFFFFF240) // (DBGU) Chip ID Register #define AT91C_DBGU_MR (0xFFFFF204) // (DBGU) Mode Register #define AT91C_DBGU_IMR (0xFFFFF210) // (DBGU) Interrupt Mask Register #define AT91C_DBGU_CR (0xFFFFF200) // (DBGU) Control Register #define AT91C_DBGU_FNTR (0xFFFFF248) // (DBGU) Force NTRST Register #define AT91C_DBGU_THR (0xFFFFF21C) // (DBGU) Transmitter Holding Register #define AT91C_DBGU_RHR (0xFFFFF218) // (DBGU) Receiver Holding Register #define AT91C_DBGU_IER (0xFFFFF208) // (DBGU) Interrupt Enable Register // ========== Register definition for PIOA peripheral ========== #define AT91C_PIOA_ODR (0xFFFFF414) // (PIOA) Output Disable Registerr #define AT91C_PIOA_SODR (0xFFFFF430) // (PIOA) Set Output Data Register #define AT91C_PIOA_ISR (0xFFFFF44C) // (PIOA) Interrupt Status Register #define AT91C_PIOA_ABSR (0xFFFFF478) // (PIOA) AB Select Status Register #define AT91C_PIOA_IER (0xFFFFF440) // (PIOA) Interrupt Enable Register #define AT91C_PIOA_PPUDR (0xFFFFF460) // (PIOA) Pull-up Disable Register #define AT91C_PIOA_IMR (0xFFFFF448) // (PIOA) Interrupt Mask Register #define AT91C_PIOA_PER (0xFFFFF400) // (PIOA) PIO Enable Register #define AT91C_PIOA_IFDR (0xFFFFF424) // (PIOA) Input Filter Disable Register #define AT91C_PIOA_OWDR (0xFFFFF4A4) // (PIOA) Output Write Disable Register #define AT91C_PIOA_MDSR (0xFFFFF458) // (PIOA) Multi-driver Status Register #define AT91C_PIOA_IDR (0xFFFFF444) // (PIOA) Interrupt Disable Register #define AT91C_PIOA_ODSR (0xFFFFF438) // (PIOA) Output Data Status Register #define AT91C_PIOA_PPUSR (0xFFFFF468) // (PIOA) Pull-up Status Register #define AT91C_PIOA_OWSR (0xFFFFF4A8) // (PIOA) Output Write Status Register #define AT91C_PIOA_BSR (0xFFFFF474) // (PIOA) Select B Register #define AT91C_PIOA_OWER (0xFFFFF4A0) // (PIOA) Output Write Enable Register #define AT91C_PIOA_IFER (0xFFFFF420) // (PIOA) Input Filter Enable Register #define AT91C_PIOA_PDSR (0xFFFFF43C) // (PIOA) Pin Data Status Register #define AT91C_PIOA_PPUER (0xFFFFF464) // (PIOA) Pull-up Enable Register #define AT91C_PIOA_OSR (0xFFFFF418) // (PIOA) Output Status Register #define AT91C_PIOA_ASR (0xFFFFF470) // (PIOA) Select A Register #define AT91C_PIOA_MDDR (0xFFFFF454) // (PIOA) Multi-driver Disable Register #define AT91C_PIOA_CODR (0xFFFFF434) // (PIOA) Clear Output Data Register #define AT91C_PIOA_MDER (0xFFFFF450) // (PIOA) Multi-driver Enable Register #define AT91C_PIOA_PDR (0xFFFFF404) // (PIOA) PIO Disable Register #define AT91C_PIOA_IFSR (0xFFFFF428) // (PIOA) Input Filter Status Register #define AT91C_PIOA_OER (0xFFFFF410) // (PIOA) Output Enable Register #define AT91C_PIOA_PSR (0xFFFFF408) // (PIOA) PIO Status Register // ========== Register definition for PIOB peripheral ========== #define AT91C_PIOB_OWDR (0xFFFFF6A4) // (PIOB) Output Write Disable Register #define AT91C_PIOB_MDER (0xFFFFF650) // (PIOB) Multi-driver Enable Register #define AT91C_PIOB_PPUSR (0xFFFFF668) // (PIOB) Pull-up Status Register #define AT91C_PIOB_IMR (0xFFFFF648) // (PIOB) Interrupt Mask Register #define AT91C_PIOB_ASR (0xFFFFF670) // (PIOB) Select A Register #define AT91C_PIOB_PPUDR (0xFFFFF660) // (PIOB) Pull-up Disable Register #define AT91C_PIOB_PSR (0xFFFFF608) // (PIOB) PIO Status Register #define AT91C_PIOB_IER (0xFFFFF640) // (PIOB) Interrupt Enable Register #define AT91C_PIOB_CODR (0xFFFFF634) // (PIOB) Clear Output Data Register #define AT91C_PIOB_OWER (0xFFFFF6A0) // (PIOB) Output Write Enable Register #define AT91C_PIOB_ABSR (0xFFFFF678) // (PIOB) AB Select Status Register #define AT91C_PIOB_IFDR (0xFFFFF624) // (PIOB) Input Filter Disable Register #define AT91C_PIOB_PDSR (0xFFFFF63C) // (PIOB) Pin Data Status Register #define AT91C_PIOB_IDR (0xFFFFF644) // (PIOB) Interrupt Disable Register #define AT91C_PIOB_OWSR (0xFFFFF6A8) // (PIOB) Output Write Status Register #define AT91C_PIOB_PDR (0xFFFFF604) // (PIOB) PIO Disable Register #define AT91C_PIOB_ODR (0xFFFFF614) // (PIOB) Output Disable Registerr #define AT91C_PIOB_IFSR (0xFFFFF628) // (PIOB) Input Filter Status Register #define AT91C_PIOB_PPUER (0xFFFFF664) // (PIOB) Pull-up Enable Register #define AT91C_PIOB_SODR (0xFFFFF630) // (PIOB) Set Output Data Register #define AT91C_PIOB_ISR (0xFFFFF64C) // (PIOB) Interrupt Status Register #define AT91C_PIOB_ODSR (0xFFFFF638) // (PIOB) Output Data Status Register #define AT91C_PIOB_OSR (0xFFFFF618) // (PIOB) Output Status Register #define AT91C_PIOB_MDSR (0xFFFFF658) // (PIOB) Multi-driver Status Register #define AT91C_PIOB_IFER (0xFFFFF620) // (PIOB) Input Filter Enable Register #define AT91C_PIOB_BSR (0xFFFFF674) // (PIOB) Select B Register #define AT91C_PIOB_MDDR (0xFFFFF654) // (PIOB) Multi-driver Disable Register #define AT91C_PIOB_OER (0xFFFFF610) // (PIOB) Output Enable Register #define AT91C_PIOB_PER (0xFFFFF600) // (PIOB) PIO Enable Register // ========== Register definition for CKGR peripheral ========== #define AT91C_CKGR_MOR (0xFFFFFC20) // (CKGR) Main Oscillator Register #define AT91C_CKGR_PLLR (0xFFFFFC2C) // (CKGR) PLL Register #define AT91C_CKGR_MCFR (0xFFFFFC24) // (CKGR) Main Clock Frequency Register // ========== Register definition for PMC peripheral ========== #define AT91C_PMC_IDR (0xFFFFFC64) // (PMC) Interrupt Disable Register #define AT91C_PMC_MOR (0xFFFFFC20) // (PMC) Main Oscillator Register #define AT91C_PMC_PLLR (0xFFFFFC2C) // (PMC) PLL Register #define AT91C_PMC_PCER (0xFFFFFC10) // (PMC) Peripheral Clock Enable Register #define AT91C_PMC_PCKR (0xFFFFFC40) // (PMC) Programmable Clock Register #define AT91C_PMC_MCKR (0xFFFFFC30) // (PMC) Master Clock Register #define AT91C_PMC_SCDR (0xFFFFFC04) // (PMC) System Clock Disable Register #define AT91C_PMC_PCDR (0xFFFFFC14) // (PMC) Peripheral Clock Disable Register #define AT91C_PMC_SCSR (0xFFFFFC08) // (PMC) System Clock Status Register #define AT91C_PMC_PCSR (0xFFFFFC18) // (PMC) Peripheral Clock Status Register #define AT91C_PMC_MCFR (0xFFFFFC24) // (PMC) Main Clock Frequency Register #define AT91C_PMC_SCER (0xFFFFFC00) // (PMC) System Clock Enable Register #define AT91C_PMC_IMR (0xFFFFFC6C) // (PMC) Interrupt Mask Register #define AT91C_PMC_IER (0xFFFFFC60) // (PMC) Interrupt Enable Register #define AT91C_PMC_SR (0xFFFFFC68) // (PMC) Status Register // ========== Register definition for RSTC peripheral ========== #define AT91C_RSTC_RCR (0xFFFFFD00) // (RSTC) Reset Control Register #define AT91C_RSTC_RMR (0xFFFFFD08) // (RSTC) Reset Mode Register #define AT91C_RSTC_RSR (0xFFFFFD04) // (RSTC) Reset Status Register // ========== Register definition for RTTC peripheral ========== #define AT91C_RTTC_RTSR (0xFFFFFD2C) // (RTTC) Real-time Status Register #define AT91C_RTTC_RTMR (0xFFFFFD20) // (RTTC) Real-time Mode Register #define AT91C_RTTC_RTVR (0xFFFFFD28) // (RTTC) Real-time Value Register #define AT91C_RTTC_RTAR (0xFFFFFD24) // (RTTC) Real-time Alarm Register // ========== Register definition for PITC peripheral ========== #define AT91C_PITC_PIVR (0xFFFFFD38) // (PITC) Period Interval Value Register #define AT91C_PITC_PISR (0xFFFFFD34) // (PITC) Period Interval Status Register #define AT91C_PITC_PIIR (0xFFFFFD3C) // (PITC) Period Interval Image Register #define AT91C_PITC_PIMR (0xFFFFFD30) // (PITC) Period Interval Mode Register // ========== Register definition for WDTC peripheral ========== #define AT91C_WDTC_WDCR (0xFFFFFD40) // (WDTC) Watchdog Control Register #define AT91C_WDTC_WDSR (0xFFFFFD48) // (WDTC) Watchdog Status Register #define AT91C_WDTC_WDMR (0xFFFFFD44) // (WDTC) Watchdog Mode Register // ========== Register definition for VREG peripheral ========== #define AT91C_VREG_MR (0xFFFFFD60) // (VREG) Voltage Regulator Mode Register // ========== Register definition for MC peripheral ========== #define AT91C_MC_ASR (0xFFFFFF04) // (MC) MC Abort Status Register #define AT91C_MC_RCR (0xFFFFFF00) // (MC) MC Remap Control Register #define AT91C_MC_FCR (0xFFFFFF64) // (MC) MC Flash Command Register #define AT91C_MC_AASR (0xFFFFFF08) // (MC) MC Abort Address Status Register #define AT91C_MC_FSR (0xFFFFFF68) // (MC) MC Flash Status Register #define AT91C_MC_FMR (0xFFFFFF60) // (MC) MC Flash Mode Register // ========== Register definition for PDC_SPI1 peripheral ========== #define AT91C_SPI1_PTCR (0xFFFE4120) // (PDC_SPI1) PDC Transfer Control Register #define AT91C_SPI1_RPR (0xFFFE4100) // (PDC_SPI1) Receive Pointer Register #define AT91C_SPI1_TNCR (0xFFFE411C) // (PDC_SPI1) Transmit Next Counter Register #define AT91C_SPI1_TPR (0xFFFE4108) // (PDC_SPI1) Transmit Pointer Register #define AT91C_SPI1_TNPR (0xFFFE4118) // (PDC_SPI1) Transmit Next Pointer Register #define AT91C_SPI1_TCR (0xFFFE410C) // (PDC_SPI1) Transmit Counter Register #define AT91C_SPI1_RCR (0xFFFE4104) // (PDC_SPI1) Receive Counter Register #define AT91C_SPI1_RNPR (0xFFFE4110) // (PDC_SPI1) Receive Next Pointer Register #define AT91C_SPI1_RNCR (0xFFFE4114) // (PDC_SPI1) Receive Next Counter Register #define AT91C_SPI1_PTSR (0xFFFE4124) // (PDC_SPI1) PDC Transfer Status Register // ========== Register definition for SPI1 peripheral ========== #define AT91C_SPI1_IMR (0xFFFE401C) // (SPI1) Interrupt Mask Register #define AT91C_SPI1_IER (0xFFFE4014) // (SPI1) Interrupt Enable Register #define AT91C_SPI1_MR (0xFFFE4004) // (SPI1) Mode Register #define AT91C_SPI1_RDR (0xFFFE4008) // (SPI1) Receive Data Register #define AT91C_SPI1_IDR (0xFFFE4018) // (SPI1) Interrupt Disable Register #define AT91C_SPI1_SR (0xFFFE4010) // (SPI1) Status Register #define AT91C_SPI1_TDR (0xFFFE400C) // (SPI1) Transmit Data Register #define AT91C_SPI1_CR (0xFFFE4000) // (SPI1) Control Register #define AT91C_SPI1_CSR (0xFFFE4030) // (SPI1) Chip Select Register // ========== Register definition for PDC_SPI0 peripheral ========== #define AT91C_SPI0_PTCR (0xFFFE0120) // (PDC_SPI0) PDC Transfer Control Register #define AT91C_SPI0_TPR (0xFFFE0108) // (PDC_SPI0) Transmit Pointer Register #define AT91C_SPI0_TCR (0xFFFE010C) // (PDC_SPI0) Transmit Counter Register #define AT91C_SPI0_RCR (0xFFFE0104) // (PDC_SPI0) Receive Counter Register #define AT91C_SPI0_PTSR (0xFFFE0124) // (PDC_SPI0) PDC Transfer Status Register #define AT91C_SPI0_RNPR (0xFFFE0110) // (PDC_SPI0) Receive Next Pointer Register #define AT91C_SPI0_RPR (0xFFFE0100) // (PDC_SPI0) Receive Pointer Register #define AT91C_SPI0_TNCR (0xFFFE011C) // (PDC_SPI0) Transmit Next Counter Register #define AT91C_SPI0_RNCR (0xFFFE0114) // (PDC_SPI0) Receive Next Counter Register #define AT91C_SPI0_TNPR (0xFFFE0118) // (PDC_SPI0) Transmit Next Pointer Register // ========== Register definition for SPI0 peripheral ========== #define AT91C_SPI0_IER (0xFFFE0014) // (SPI0) Interrupt Enable Register #define AT91C_SPI0_SR (0xFFFE0010) // (SPI0) Status Register #define AT91C_SPI0_IDR (0xFFFE0018) // (SPI0) Interrupt Disable Register #define AT91C_SPI0_CR (0xFFFE0000) // (SPI0) Control Register #define AT91C_SPI0_MR (0xFFFE0004) // (SPI0) Mode Register #define AT91C_SPI0_IMR (0xFFFE001C) // (SPI0) Interrupt Mask Register #define AT91C_SPI0_TDR (0xFFFE000C) // (SPI0) Transmit Data Register #define AT91C_SPI0_RDR (0xFFFE0008) // (SPI0) Receive Data Register #define AT91C_SPI0_CSR (0xFFFE0030) // (SPI0) Chip Select Register // ========== Register definition for PDC_US1 peripheral ========== #define AT91C_US1_RNCR (0xFFFC4114) // (PDC_US1) Receive Next Counter Register #define AT91C_US1_PTCR (0xFFFC4120) // (PDC_US1) PDC Transfer Control Register #define AT91C_US1_TCR (0xFFFC410C) // (PDC_US1) Transmit Counter Register #define AT91C_US1_PTSR (0xFFFC4124) // (PDC_US1) PDC Transfer Status Register #define AT91C_US1_TNPR (0xFFFC4118) // (PDC_US1) Transmit Next Pointer Register #define AT91C_US1_RCR (0xFFFC4104) // (PDC_US1) Receive Counter Register #define AT91C_US1_RNPR (0xFFFC4110) // (PDC_US1) Receive Next Pointer Register #define AT91C_US1_RPR (0xFFFC4100) // (PDC_US1) Receive Pointer Register #define AT91C_US1_TNCR (0xFFFC411C) // (PDC_US1) Transmit Next Counter Register #define AT91C_US1_TPR (0xFFFC4108) // (PDC_US1) Transmit Pointer Register // ========== Register definition for US1 peripheral ========== #define AT91C_US1_IF (0xFFFC404C) // (US1) IRDA_FILTER Register #define AT91C_US1_NER (0xFFFC4044) // (US1) Nb Errors Register #define AT91C_US1_RTOR (0xFFFC4024) // (US1) Receiver Time-out Register #define AT91C_US1_CSR (0xFFFC4014) // (US1) Channel Status Register #define AT91C_US1_IDR (0xFFFC400C) // (US1) Interrupt Disable Register #define AT91C_US1_IER (0xFFFC4008) // (US1) Interrupt Enable Register #define AT91C_US1_THR (0xFFFC401C) // (US1) Transmitter Holding Register #define AT91C_US1_TTGR (0xFFFC4028) // (US1) Transmitter Time-guard Register #define AT91C_US1_RHR (0xFFFC4018) // (US1) Receiver Holding Register #define AT91C_US1_BRGR (0xFFFC4020) // (US1) Baud Rate Generator Register #define AT91C_US1_IMR (0xFFFC4010) // (US1) Interrupt Mask Register #define AT91C_US1_FIDI (0xFFFC4040) // (US1) FI_DI_Ratio Register #define AT91C_US1_CR (0xFFFC4000) // (US1) Control Register #define AT91C_US1_MR (0xFFFC4004) // (US1) Mode Register // ========== Register definition for PDC_US0 peripheral ========== #define AT91C_US0_TNPR (0xFFFC0118) // (PDC_US0) Transmit Next Pointer Register #define AT91C_US0_RNPR (0xFFFC0110) // (PDC_US0) Receive Next Pointer Register #define AT91C_US0_TCR (0xFFFC010C) // (PDC_US0) Transmit Counter Register #define AT91C_US0_PTCR (0xFFFC0120) // (PDC_US0) PDC Transfer Control Register #define AT91C_US0_PTSR (0xFFFC0124) // (PDC_US0) PDC Transfer Status Register #define AT91C_US0_TNCR (0xFFFC011C) // (PDC_US0) Transmit Next Counter Register #define AT91C_US0_TPR (0xFFFC0108) // (PDC_US0) Transmit Pointer Register #define AT91C_US0_RCR (0xFFFC0104) // (PDC_US0) Receive Counter Register #define AT91C_US0_RPR (0xFFFC0100) // (PDC_US0) Receive Pointer Register #define AT91C_US0_RNCR (0xFFFC0114) // (PDC_US0) Receive Next Counter Register // ========== Register definition for US0 peripheral ========== #define AT91C_US0_BRGR (0xFFFC0020) // (US0) Baud Rate Generator Register #define AT91C_US0_NER (0xFFFC0044) // (US0) Nb Errors Register #define AT91C_US0_CR (0xFFFC0000) // (US0) Control Register #define AT91C_US0_IMR (0xFFFC0010) // (US0) Interrupt Mask Register #define AT91C_US0_FIDI (0xFFFC0040) // (US0) FI_DI_Ratio Register #define AT91C_US0_TTGR (0xFFFC0028) // (US0) Transmitter Time-guard Register #define AT91C_US0_MR (0xFFFC0004) // (US0) Mode Register #define AT91C_US0_RTOR (0xFFFC0024) // (US0) Receiver Time-out Register #define AT91C_US0_CSR (0xFFFC0014) // (US0) Channel Status Register #define AT91C_US0_RHR (0xFFFC0018) // (US0) Receiver Holding Register #define AT91C_US0_IDR (0xFFFC000C) // (US0) Interrupt Disable Register #define AT91C_US0_THR (0xFFFC001C) // (US0) Transmitter Holding Register #define AT91C_US0_IF (0xFFFC004C) // (US0) IRDA_FILTER Register #define AT91C_US0_IER (0xFFFC0008) // (US0) Interrupt Enable Register // ========== Register definition for PDC_SSC peripheral ========== #define AT91C_SSC_TNCR (0xFFFD411C) // (PDC_SSC) Transmit Next Counter Register #define AT91C_SSC_RPR (0xFFFD4100) // (PDC_SSC) Receive Pointer Register #define AT91C_SSC_RNCR (0xFFFD4114) // (PDC_SSC) Receive Next Counter Register #define AT91C_SSC_TPR (0xFFFD4108) // (PDC_SSC) Transmit Pointer Register #define AT91C_SSC_PTCR (0xFFFD4120) // (PDC_SSC) PDC Transfer Control Register #define AT91C_SSC_TCR (0xFFFD410C) // (PDC_SSC) Transmit Counter Register #define AT91C_SSC_RCR (0xFFFD4104) // (PDC_SSC) Receive Counter Register #define AT91C_SSC_RNPR (0xFFFD4110) // (PDC_SSC) Receive Next Pointer Register #define AT91C_SSC_TNPR (0xFFFD4118) // (PDC_SSC) Transmit Next Pointer Register #define AT91C_SSC_PTSR (0xFFFD4124) // (PDC_SSC) PDC Transfer Status Register // ========== Register definition for SSC peripheral ========== #define AT91C_SSC_RHR (0xFFFD4020) // (SSC) Receive Holding Register #define AT91C_SSC_RSHR (0xFFFD4030) // (SSC) Receive Sync Holding Register #define AT91C_SSC_TFMR (0xFFFD401C) // (SSC) Transmit Frame Mode Register #define AT91C_SSC_IDR (0xFFFD4048) // (SSC) Interrupt Disable Register #define AT91C_SSC_THR (0xFFFD4024) // (SSC) Transmit Holding Register #define AT91C_SSC_RCMR (0xFFFD4010) // (SSC) Receive Clock ModeRegister #define AT91C_SSC_IER (0xFFFD4044) // (SSC) Interrupt Enable Register #define AT91C_SSC_TSHR (0xFFFD4034) // (SSC) Transmit Sync Holding Register #define AT91C_SSC_SR (0xFFFD4040) // (SSC) Status Register #define AT91C_SSC_CMR (0xFFFD4004) // (SSC) Clock Mode Register #define AT91C_SSC_TCMR (0xFFFD4018) // (SSC) Transmit Clock Mode Register #define AT91C_SSC_CR (0xFFFD4000) // (SSC) Control Register #define AT91C_SSC_IMR (0xFFFD404C) // (SSC) Interrupt Mask Register #define AT91C_SSC_RFMR (0xFFFD4014) // (SSC) Receive Frame Mode Register // ========== Register definition for TWI peripheral ========== #define AT91C_TWI_IER (0xFFFB8024) // (TWI) Interrupt Enable Register #define AT91C_TWI_CR (0xFFFB8000) // (TWI) Control Register #define AT91C_TWI_SR (0xFFFB8020) // (TWI) Status Register #define AT91C_TWI_IMR (0xFFFB802C) // (TWI) Interrupt Mask Register #define AT91C_TWI_THR (0xFFFB8034) // (TWI) Transmit Holding Register #define AT91C_TWI_IDR (0xFFFB8028) // (TWI) Interrupt Disable Register #define AT91C_TWI_IADR (0xFFFB800C) // (TWI) Internal Address Register #define AT91C_TWI_MMR (0xFFFB8004) // (TWI) Master Mode Register #define AT91C_TWI_CWGR (0xFFFB8010) // (TWI) Clock Waveform Generator Register #define AT91C_TWI_RHR (0xFFFB8030) // (TWI) Receive Holding Register // ========== Register definition for PWMC_CH3 peripheral ========== #define AT91C_PWMC_CH3_CUPDR (0xFFFCC270) // (PWMC_CH3) Channel Update Register #define AT91C_PWMC_CH3_Reserved (0xFFFCC274) // (PWMC_CH3) Reserved #define AT91C_PWMC_CH3_CPRDR (0xFFFCC268) // (PWMC_CH3) Channel Period Register #define AT91C_PWMC_CH3_CDTYR (0xFFFCC264) // (PWMC_CH3) Channel Duty Cycle Register #define AT91C_PWMC_CH3_CCNTR (0xFFFCC26C) // (PWMC_CH3) Channel Counter Register #define AT91C_PWMC_CH3_CMR (0xFFFCC260) // (PWMC_CH3) Channel Mode Register // ========== Register definition for PWMC_CH2 peripheral ========== #define AT91C_PWMC_CH2_Reserved (0xFFFCC254) // (PWMC_CH2) Reserved #define AT91C_PWMC_CH2_CMR (0xFFFCC240) // (PWMC_CH2) Channel Mode Register #define AT91C_PWMC_CH2_CCNTR (0xFFFCC24C) // (PWMC_CH2) Channel Counter Register #define AT91C_PWMC_CH2_CPRDR (0xFFFCC248) // (PWMC_CH2) Channel Period Register #define AT91C_PWMC_CH2_CUPDR (0xFFFCC250) // (PWMC_CH2) Channel Update Register #define AT91C_PWMC_CH2_CDTYR (0xFFFCC244) // (PWMC_CH2) Channel Duty Cycle Register // ========== Register definition for PWMC_CH1 peripheral ========== #define AT91C_PWMC_CH1_Reserved (0xFFFCC234) // (PWMC_CH1) Reserved #define AT91C_PWMC_CH1_CUPDR (0xFFFCC230) // (PWMC_CH1) Channel Update Register #define AT91C_PWMC_CH1_CPRDR (0xFFFCC228) // (PWMC_CH1) Channel Period Register #define AT91C_PWMC_CH1_CCNTR (0xFFFCC22C) // (PWMC_CH1) Channel Counter Register #define AT91C_PWMC_CH1_CDTYR (0xFFFCC224) // (PWMC_CH1) Channel Duty Cycle Register #define AT91C_PWMC_CH1_CMR (0xFFFCC220) // (PWMC_CH1) Channel Mode Register // ========== Register definition for PWMC_CH0 peripheral ========== #define AT91C_PWMC_CH0_Reserved (0xFFFCC214) // (PWMC_CH0) Reserved #define AT91C_PWMC_CH0_CPRDR (0xFFFCC208) // (PWMC_CH0) Channel Period Register #define AT91C_PWMC_CH0_CDTYR (0xFFFCC204) // (PWMC_CH0) Channel Duty Cycle Register #define AT91C_PWMC_CH0_CMR (0xFFFCC200) // (PWMC_CH0) Channel Mode Register #define AT91C_PWMC_CH0_CUPDR (0xFFFCC210) // (PWMC_CH0) Channel Update Register #define AT91C_PWMC_CH0_CCNTR (0xFFFCC20C) // (PWMC_CH0) Channel Counter Register // ========== Register definition for PWMC peripheral ========== #define AT91C_PWMC_IDR (0xFFFCC014) // (PWMC) PWMC Interrupt Disable Register #define AT91C_PWMC_DIS (0xFFFCC008) // (PWMC) PWMC Disable Register #define AT91C_PWMC_IER (0xFFFCC010) // (PWMC) PWMC Interrupt Enable Register #define AT91C_PWMC_VR (0xFFFCC0FC) // (PWMC) PWMC Version Register #define AT91C_PWMC_ISR (0xFFFCC01C) // (PWMC) PWMC Interrupt Status Register #define AT91C_PWMC_SR (0xFFFCC00C) // (PWMC) PWMC Status Register #define AT91C_PWMC_IMR (0xFFFCC018) // (PWMC) PWMC Interrupt Mask Register #define AT91C_PWMC_MR (0xFFFCC000) // (PWMC) PWMC Mode Register #define AT91C_PWMC_ENA (0xFFFCC004) // (PWMC) PWMC Enable Register // ========== Register definition for UDP peripheral ========== #define AT91C_UDP_IMR (0xFFFB0018) // (UDP) Interrupt Mask Register #define AT91C_UDP_FADDR (0xFFFB0008) // (UDP) Function Address Register #define AT91C_UDP_NUM (0xFFFB0000) // (UDP) Frame Number Register #define AT91C_UDP_FDR (0xFFFB0050) // (UDP) Endpoint FIFO Data Register #define AT91C_UDP_ISR (0xFFFB001C) // (UDP) Interrupt Status Register #define AT91C_UDP_CSR (0xFFFB0030) // (UDP) Endpoint Control and Status Register #define AT91C_UDP_IDR (0xFFFB0014) // (UDP) Interrupt Disable Register #define AT91C_UDP_ICR (0xFFFB0020) // (UDP) Interrupt Clear Register #define AT91C_UDP_RSTEP (0xFFFB0028) // (UDP) Reset Endpoint Register #define AT91C_UDP_TXVC (0xFFFB0074) // (UDP) Transceiver Control Register #define AT91C_UDP_GLBSTATE (0xFFFB0004) // (UDP) Global State Register #define AT91C_UDP_IER (0xFFFB0010) // (UDP) Interrupt Enable Register // ========== Register definition for TC0 peripheral ========== #define AT91C_TC0_SR (0xFFFA0020) // (TC0) Status Register #define AT91C_TC0_RC (0xFFFA001C) // (TC0) Register C #define AT91C_TC0_RB (0xFFFA0018) // (TC0) Register B #define AT91C_TC0_CCR (0xFFFA0000) // (TC0) Channel Control Register #define AT91C_TC0_CMR (0xFFFA0004) // (TC0) Channel Mode Register (Capture Mode / Waveform Mode) #define AT91C_TC0_IER (0xFFFA0024) // (TC0) Interrupt Enable Register #define AT91C_TC0_RA (0xFFFA0014) // (TC0) Register A #define AT91C_TC0_IDR (0xFFFA0028) // (TC0) Interrupt Disable Register #define AT91C_TC0_CV (0xFFFA0010) // (TC0) Counter Value #define AT91C_TC0_IMR (0xFFFA002C) // (TC0) Interrupt Mask Register // ========== Register definition for TC1 peripheral ========== #define AT91C_TC1_RB (0xFFFA0058) // (TC1) Register B #define AT91C_TC1_CCR (0xFFFA0040) // (TC1) Channel Control Register #define AT91C_TC1_IER (0xFFFA0064) // (TC1) Interrupt Enable Register #define AT91C_TC1_IDR (0xFFFA0068) // (TC1) Interrupt Disable Register #define AT91C_TC1_SR (0xFFFA0060) // (TC1) Status Register #define AT91C_TC1_CMR (0xFFFA0044) // (TC1) Channel Mode Register (Capture Mode / Waveform Mode) #define AT91C_TC1_RA (0xFFFA0054) // (TC1) Register A #define AT91C_TC1_RC (0xFFFA005C) // (TC1) Register C #define AT91C_TC1_IMR (0xFFFA006C) // (TC1) Interrupt Mask Register #define AT91C_TC1_CV (0xFFFA0050) // (TC1) Counter Value // ========== Register definition for TC2 peripheral ========== #define AT91C_TC2_CMR (0xFFFA0084) // (TC2) Channel Mode Register (Capture Mode / Waveform Mode) #define AT91C_TC2_CCR (0xFFFA0080) // (TC2) Channel Control Register #define AT91C_TC2_CV (0xFFFA0090) // (TC2) Counter Value #define AT91C_TC2_RA (0xFFFA0094) // (TC2) Register A #define AT91C_TC2_RB (0xFFFA0098) // (TC2) Register B #define AT91C_TC2_IDR (0xFFFA00A8) // (TC2) Interrupt Disable Register #define AT91C_TC2_IMR (0xFFFA00AC) // (TC2) Interrupt Mask Register #define AT91C_TC2_RC (0xFFFA009C) // (TC2) Register C #define AT91C_TC2_IER (0xFFFA00A4) // (TC2) Interrupt Enable Register #define AT91C_TC2_SR (0xFFFA00A0) // (TC2) Status Register // ========== Register definition for TCB peripheral ========== #define AT91C_TCB_BMR (0xFFFA00C4) // (TCB) TC Block Mode Register #define AT91C_TCB_BCR (0xFFFA00C0) // (TCB) TC Block Control Register // ========== Register definition for CAN_MB0 peripheral ========== #define AT91C_CAN_MB0_MDL (0xFFFD0214) // (CAN_MB0) MailBox Data Low Register #define AT91C_CAN_MB0_MAM (0xFFFD0204) // (CAN_MB0) MailBox Acceptance Mask Register #define AT91C_CAN_MB0_MCR (0xFFFD021C) // (CAN_MB0) MailBox Control Register #define AT91C_CAN_MB0_MID (0xFFFD0208) // (CAN_MB0) MailBox ID Register #define AT91C_CAN_MB0_MSR (0xFFFD0210) // (CAN_MB0) MailBox Status Register #define AT91C_CAN_MB0_MFID (0xFFFD020C) // (CAN_MB0) MailBox Family ID Register #define AT91C_CAN_MB0_MDH (0xFFFD0218) // (CAN_MB0) MailBox Data High Register #define AT91C_CAN_MB0_MMR (0xFFFD0200) // (CAN_MB0) MailBox Mode Register // ========== Register definition for CAN_MB1 peripheral ========== #define AT91C_CAN_MB1_MDL (0xFFFD0234) // (CAN_MB1) MailBox Data Low Register #define AT91C_CAN_MB1_MID (0xFFFD0228) // (CAN_MB1) MailBox ID Register #define AT91C_CAN_MB1_MMR (0xFFFD0220) // (CAN_MB1) MailBox Mode Register #define AT91C_CAN_MB1_MSR (0xFFFD0230) // (CAN_MB1) MailBox Status Register #define AT91C_CAN_MB1_MAM (0xFFFD0224) // (CAN_MB1) MailBox Acceptance Mask Register #define AT91C_CAN_MB1_MDH (0xFFFD0238) // (CAN_MB1) MailBox Data High Register #define AT91C_CAN_MB1_MCR (0xFFFD023C) // (CAN_MB1) MailBox Control Register #define AT91C_CAN_MB1_MFID (0xFFFD022C) // (CAN_MB1) MailBox Family ID Register // ========== Register definition for CAN_MB2 peripheral ========== #define AT91C_CAN_MB2_MCR (0xFFFD025C) // (CAN_MB2) MailBox Control Register #define AT91C_CAN_MB2_MDH (0xFFFD0258) // (CAN_MB2) MailBox Data High Register #define AT91C_CAN_MB2_MID (0xFFFD0248) // (CAN_MB2) MailBox ID Register #define AT91C_CAN_MB2_MDL (0xFFFD0254) // (CAN_MB2) MailBox Data Low Register #define AT91C_CAN_MB2_MMR (0xFFFD0240) // (CAN_MB2) MailBox Mode Register #define AT91C_CAN_MB2_MAM (0xFFFD0244) // (CAN_MB2) MailBox Acceptance Mask Register #define AT91C_CAN_MB2_MFID (0xFFFD024C) // (CAN_MB2) MailBox Family ID Register #define AT91C_CAN_MB2_MSR (0xFFFD0250) // (CAN_MB2) MailBox Status Register // ========== Register definition for CAN_MB3 peripheral ========== #define AT91C_CAN_MB3_MFID (0xFFFD026C) // (CAN_MB3) MailBox Family ID Register #define AT91C_CAN_MB3_MAM (0xFFFD0264) // (CAN_MB3) MailBox Acceptance Mask Register #define AT91C_CAN_MB3_MID (0xFFFD0268) // (CAN_MB3) MailBox ID Register #define AT91C_CAN_MB3_MCR (0xFFFD027C) // (CAN_MB3) MailBox Control Register #define AT91C_CAN_MB3_MMR (0xFFFD0260) // (CAN_MB3) MailBox Mode Register #define AT91C_CAN_MB3_MSR (0xFFFD0270) // (CAN_MB3) MailBox Status Register #define AT91C_CAN_MB3_MDL (0xFFFD0274) // (CAN_MB3) MailBox Data Low Register #define AT91C_CAN_MB3_MDH (0xFFFD0278) // (CAN_MB3) MailBox Data High Register // ========== Register definition for CAN_MB4 peripheral ========== #define AT91C_CAN_MB4_MID (0xFFFD0288) // (CAN_MB4) MailBox ID Register #define AT91C_CAN_MB4_MMR (0xFFFD0280) // (CAN_MB4) MailBox Mode Register #define AT91C_CAN_MB4_MDH (0xFFFD0298) // (CAN_MB4) MailBox Data High Register #define AT91C_CAN_MB4_MFID (0xFFFD028C) // (CAN_MB4) MailBox Family ID Register #define AT91C_CAN_MB4_MSR (0xFFFD0290) // (CAN_MB4) MailBox Status Register #define AT91C_CAN_MB4_MCR (0xFFFD029C) // (CAN_MB4) MailBox Control Register #define AT91C_CAN_MB4_MDL (0xFFFD0294) // (CAN_MB4) MailBox Data Low Register #define AT91C_CAN_MB4_MAM (0xFFFD0284) // (CAN_MB4) MailBox Acceptance Mask Register // ========== Register definition for CAN_MB5 peripheral ========== #define AT91C_CAN_MB5_MSR (0xFFFD02B0) // (CAN_MB5) MailBox Status Register #define AT91C_CAN_MB5_MCR (0xFFFD02BC) // (CAN_MB5) MailBox Control Register #define AT91C_CAN_MB5_MFID (0xFFFD02AC) // (CAN_MB5) MailBox Family ID Register #define AT91C_CAN_MB5_MDH (0xFFFD02B8) // (CAN_MB5) MailBox Data High Register #define AT91C_CAN_MB5_MID (0xFFFD02A8) // (CAN_MB5) MailBox ID Register #define AT91C_CAN_MB5_MMR (0xFFFD02A0) // (CAN_MB5) MailBox Mode Register #define AT91C_CAN_MB5_MDL (0xFFFD02B4) // (CAN_MB5) MailBox Data Low Register #define AT91C_CAN_MB5_MAM (0xFFFD02A4) // (CAN_MB5) MailBox Acceptance Mask Register // ========== Register definition for CAN_MB6 peripheral ========== #define AT91C_CAN_MB6_MFID (0xFFFD02CC) // (CAN_MB6) MailBox Family ID Register #define AT91C_CAN_MB6_MID (0xFFFD02C8) // (CAN_MB6) MailBox ID Register #define AT91C_CAN_MB6_MAM (0xFFFD02C4) // (CAN_MB6) MailBox Acceptance Mask Register #define AT91C_CAN_MB6_MSR (0xFFFD02D0) // (CAN_MB6) MailBox Status Register #define AT91C_CAN_MB6_MDL (0xFFFD02D4) // (CAN_MB6) MailBox Data Low Register #define AT91C_CAN_MB6_MCR (0xFFFD02DC) // (CAN_MB6) MailBox Control Register #define AT91C_CAN_MB6_MDH (0xFFFD02D8) // (CAN_MB6) MailBox Data High Register #define AT91C_CAN_MB6_MMR (0xFFFD02C0) // (CAN_MB6) MailBox Mode Register // ========== Register definition for CAN_MB7 peripheral ========== #define AT91C_CAN_MB7_MCR (0xFFFD02FC) // (CAN_MB7) MailBox Control Register #define AT91C_CAN_MB7_MDH (0xFFFD02F8) // (CAN_MB7) MailBox Data High Register #define AT91C_CAN_MB7_MFID (0xFFFD02EC) // (CAN_MB7) MailBox Family ID Register #define AT91C_CAN_MB7_MDL (0xFFFD02F4) // (CAN_MB7) MailBox Data Low Register #define AT91C_CAN_MB7_MID (0xFFFD02E8) // (CAN_MB7) MailBox ID Register #define AT91C_CAN_MB7_MMR (0xFFFD02E0) // (CAN_MB7) MailBox Mode Register #define AT91C_CAN_MB7_MAM (0xFFFD02E4) // (CAN_MB7) MailBox Acceptance Mask Register #define AT91C_CAN_MB7_MSR (0xFFFD02F0) // (CAN_MB7) MailBox Status Register // ========== Register definition for CAN peripheral ========== #define AT91C_CAN_TCR (0xFFFD0024) // (CAN) Transfer Command Register #define AT91C_CAN_IMR (0xFFFD000C) // (CAN) Interrupt Mask Register #define AT91C_CAN_IER (0xFFFD0004) // (CAN) Interrupt Enable Register #define AT91C_CAN_ECR (0xFFFD0020) // (CAN) Error Counter Register #define AT91C_CAN_TIMESTP (0xFFFD001C) // (CAN) Time Stamp Register #define AT91C_CAN_MR (0xFFFD0000) // (CAN) Mode Register #define AT91C_CAN_IDR (0xFFFD0008) // (CAN) Interrupt Disable Register #define AT91C_CAN_ACR (0xFFFD0028) // (CAN) Abort Command Register #define AT91C_CAN_TIM (0xFFFD0018) // (CAN) Timer Register #define AT91C_CAN_SR (0xFFFD0010) // (CAN) Status Register #define AT91C_CAN_BR (0xFFFD0014) // (CAN) Baudrate Register #define AT91C_CAN_VR (0xFFFD00FC) // (CAN) Version Register // ========== Register definition for EMAC peripheral ========== #define AT91C_EMAC_ISR (0xFFFDC024) // (EMAC) Interrupt Status Register #define AT91C_EMAC_SA4H (0xFFFDC0B4) // (EMAC) Specific Address 4 Top, Last 2 bytes #define AT91C_EMAC_SA1L (0xFFFDC098) // (EMAC) Specific Address 1 Bottom, First 4 bytes #define AT91C_EMAC_ELE (0xFFFDC078) // (EMAC) Excessive Length Errors Register #define AT91C_EMAC_LCOL (0xFFFDC05C) // (EMAC) Late Collision Register #define AT91C_EMAC_RLE (0xFFFDC088) // (EMAC) Receive Length Field Mismatch Register #define AT91C_EMAC_WOL (0xFFFDC0C4) // (EMAC) Wake On LAN Register #define AT91C_EMAC_DTF (0xFFFDC058) // (EMAC) Deferred Transmission Frame Register #define AT91C_EMAC_TUND (0xFFFDC064) // (EMAC) Transmit Underrun Error Register #define AT91C_EMAC_NCR (0xFFFDC000) // (EMAC) Network Control Register #define AT91C_EMAC_SA4L (0xFFFDC0B0) // (EMAC) Specific Address 4 Bottom, First 4 bytes #define AT91C_EMAC_RSR (0xFFFDC020) // (EMAC) Receive Status Register #define AT91C_EMAC_SA3L (0xFFFDC0A8) // (EMAC) Specific Address 3 Bottom, First 4 bytes #define AT91C_EMAC_TSR (0xFFFDC014) // (EMAC) Transmit Status Register #define AT91C_EMAC_IDR (0xFFFDC02C) // (EMAC) Interrupt Disable Register #define AT91C_EMAC_RSE (0xFFFDC074) // (EMAC) Receive Symbol Errors Register #define AT91C_EMAC_ECOL (0xFFFDC060) // (EMAC) Excessive Collision Register #define AT91C_EMAC_TID (0xFFFDC0B8) // (EMAC) Type ID Checking Register #define AT91C_EMAC_HRB (0xFFFDC090) // (EMAC) Hash Address Bottom[31:0] #define AT91C_EMAC_TBQP (0xFFFDC01C) // (EMAC) Transmit Buffer Queue Pointer #define AT91C_EMAC_USRIO (0xFFFDC0C0) // (EMAC) USER Input/Output Register #define AT91C_EMAC_PTR (0xFFFDC038) // (EMAC) Pause Time Register #define AT91C_EMAC_SA2H (0xFFFDC0A4) // (EMAC) Specific Address 2 Top, Last 2 bytes #define AT91C_EMAC_ROV (0xFFFDC070) // (EMAC) Receive Overrun Errors Register #define AT91C_EMAC_ALE (0xFFFDC054) // (EMAC) Alignment Error Register #define AT91C_EMAC_RJA (0xFFFDC07C) // (EMAC) Receive Jabbers Register #define AT91C_EMAC_RBQP (0xFFFDC018) // (EMAC) Receive Buffer Queue Pointer #define AT91C_EMAC_TPF (0xFFFDC08C) // (EMAC) Transmitted Pause Frames Register #define AT91C_EMAC_NCFGR (0xFFFDC004) // (EMAC) Network Configuration Register #define AT91C_EMAC_HRT (0xFFFDC094) // (EMAC) Hash Address Top[63:32] #define AT91C_EMAC_USF (0xFFFDC080) // (EMAC) Undersize Frames Register #define AT91C_EMAC_FCSE (0xFFFDC050) // (EMAC) Frame Check Sequence Error Register #define AT91C_EMAC_TPQ (0xFFFDC0BC) // (EMAC) Transmit Pause Quantum Register #define AT91C_EMAC_MAN (0xFFFDC034) // (EMAC) PHY Maintenance Register #define AT91C_EMAC_FTO (0xFFFDC040) // (EMAC) Frames Transmitted OK Register #define AT91C_EMAC_REV (0xFFFDC0FC) // (EMAC) Revision Register #define AT91C_EMAC_IMR (0xFFFDC030) // (EMAC) Interrupt Mask Register #define AT91C_EMAC_SCF (0xFFFDC044) // (EMAC) Single Collision Frame Register #define AT91C_EMAC_PFR (0xFFFDC03C) // (EMAC) Pause Frames received Register #define AT91C_EMAC_MCF (0xFFFDC048) // (EMAC) Multiple Collision Frame Register #define AT91C_EMAC_NSR (0xFFFDC008) // (EMAC) Network Status Register #define AT91C_EMAC_SA2L (0xFFFDC0A0) // (EMAC) Specific Address 2 Bottom, First 4 bytes #define AT91C_EMAC_FRO (0xFFFDC04C) // (EMAC) Frames Received OK Register #define AT91C_EMAC_IER (0xFFFDC028) // (EMAC) Interrupt Enable Register #define AT91C_EMAC_SA1H (0xFFFDC09C) // (EMAC) Specific Address 1 Top, Last 2 bytes #define AT91C_EMAC_CSE (0xFFFDC068) // (EMAC) Carrier Sense Error Register #define AT91C_EMAC_SA3H (0xFFFDC0AC) // (EMAC) Specific Address 3 Top, Last 2 bytes #define AT91C_EMAC_RRE (0xFFFDC06C) // (EMAC) Receive Ressource Error Register #define AT91C_EMAC_STE (0xFFFDC084) // (EMAC) SQE Test Error Register // ========== Register definition for PDC_ADC peripheral ========== #define AT91C_ADC_PTSR (0xFFFD8124) // (PDC_ADC) PDC Transfer Status Register #define AT91C_ADC_PTCR (0xFFFD8120) // (PDC_ADC) PDC Transfer Control Register #define AT91C_ADC_TNPR (0xFFFD8118) // (PDC_ADC) Transmit Next Pointer Register #define AT91C_ADC_TNCR (0xFFFD811C) // (PDC_ADC) Transmit Next Counter Register #define AT91C_ADC_RNPR (0xFFFD8110) // (PDC_ADC) Receive Next Pointer Register #define AT91C_ADC_RNCR (0xFFFD8114) // (PDC_ADC) Receive Next Counter Register #define AT91C_ADC_RPR (0xFFFD8100) // (PDC_ADC) Receive Pointer Register #define AT91C_ADC_TCR (0xFFFD810C) // (PDC_ADC) Transmit Counter Register #define AT91C_ADC_TPR (0xFFFD8108) // (PDC_ADC) Transmit Pointer Register #define AT91C_ADC_RCR (0xFFFD8104) // (PDC_ADC) Receive Counter Register // ========== Register definition for ADC peripheral ========== #define AT91C_ADC_CDR2 (0xFFFD8038) // (ADC) ADC Channel Data Register 2 #define AT91C_ADC_CDR3 (0xFFFD803C) // (ADC) ADC Channel Data Register 3 #define AT91C_ADC_CDR0 (0xFFFD8030) // (ADC) ADC Channel Data Register 0 #define AT91C_ADC_CDR5 (0xFFFD8044) // (ADC) ADC Channel Data Register 5 #define AT91C_ADC_CHDR (0xFFFD8014) // (ADC) ADC Channel Disable Register #define AT91C_ADC_SR (0xFFFD801C) // (ADC) ADC Status Register #define AT91C_ADC_CDR4 (0xFFFD8040) // (ADC) ADC Channel Data Register 4 #define AT91C_ADC_CDR1 (0xFFFD8034) // (ADC) ADC Channel Data Register 1 #define AT91C_ADC_LCDR (0xFFFD8020) // (ADC) ADC Last Converted Data Register #define AT91C_ADC_IDR (0xFFFD8028) // (ADC) ADC Interrupt Disable Register #define AT91C_ADC_CR (0xFFFD8000) // (ADC) ADC Control Register #define AT91C_ADC_CDR7 (0xFFFD804C) // (ADC) ADC Channel Data Register 7 #define AT91C_ADC_CDR6 (0xFFFD8048) // (ADC) ADC Channel Data Register 6 #define AT91C_ADC_IER (0xFFFD8024) // (ADC) ADC Interrupt Enable Register #define AT91C_ADC_CHER (0xFFFD8010) // (ADC) ADC Channel Enable Register #define AT91C_ADC_CHSR (0xFFFD8018) // (ADC) ADC Channel Status Register #define AT91C_ADC_MR (0xFFFD8004) // (ADC) ADC Mode Register #define AT91C_ADC_IMR (0xFFFD802C) // (ADC) ADC Interrupt Mask Register // ========== Register definition for PDC_AES peripheral ========== #define AT91C_AES_TPR (0xFFFA4108) // (PDC_AES) Transmit Pointer Register #define AT91C_AES_PTCR (0xFFFA4120) // (PDC_AES) PDC Transfer Control Register #define AT91C_AES_RNPR (0xFFFA4110) // (PDC_AES) Receive Next Pointer Register #define AT91C_AES_TNCR (0xFFFA411C) // (PDC_AES) Transmit Next Counter Register #define AT91C_AES_TCR (0xFFFA410C) // (PDC_AES) Transmit Counter Register #define AT91C_AES_RCR (0xFFFA4104) // (PDC_AES) Receive Counter Register #define AT91C_AES_RNCR (0xFFFA4114) // (PDC_AES) Receive Next Counter Register #define AT91C_AES_TNPR (0xFFFA4118) // (PDC_AES) Transmit Next Pointer Register #define AT91C_AES_RPR (0xFFFA4100) // (PDC_AES) Receive Pointer Register #define AT91C_AES_PTSR (0xFFFA4124) // (PDC_AES) PDC Transfer Status Register // ========== Register definition for AES peripheral ========== #define AT91C_AES_IVxR (0xFFFA4060) // (AES) Initialization Vector x Register #define AT91C_AES_MR (0xFFFA4004) // (AES) Mode Register #define AT91C_AES_VR (0xFFFA40FC) // (AES) AES Version Register #define AT91C_AES_ODATAxR (0xFFFA4050) // (AES) Output Data x Register #define AT91C_AES_IDATAxR (0xFFFA4040) // (AES) Input Data x Register #define AT91C_AES_CR (0xFFFA4000) // (AES) Control Register #define AT91C_AES_IDR (0xFFFA4014) // (AES) Interrupt Disable Register #define AT91C_AES_IMR (0xFFFA4018) // (AES) Interrupt Mask Register #define AT91C_AES_IER (0xFFFA4010) // (AES) Interrupt Enable Register #define AT91C_AES_KEYWxR (0xFFFA4020) // (AES) Key Word x Register #define AT91C_AES_ISR (0xFFFA401C) // (AES) Interrupt Status Register // ========== Register definition for PDC_TDES peripheral ========== #define AT91C_TDES_RNCR (0xFFFA8114) // (PDC_TDES) Receive Next Counter Register #define AT91C_TDES_TCR (0xFFFA810C) // (PDC_TDES) Transmit Counter Register #define AT91C_TDES_RCR (0xFFFA8104) // (PDC_TDES) Receive Counter Register #define AT91C_TDES_TNPR (0xFFFA8118) // (PDC_TDES) Transmit Next Pointer Register #define AT91C_TDES_RNPR (0xFFFA8110) // (PDC_TDES) Receive Next Pointer Register #define AT91C_TDES_RPR (0xFFFA8100) // (PDC_TDES) Receive Pointer Register #define AT91C_TDES_TNCR (0xFFFA811C) // (PDC_TDES) Transmit Next Counter Register #define AT91C_TDES_TPR (0xFFFA8108) // (PDC_TDES) Transmit Pointer Register #define AT91C_TDES_PTSR (0xFFFA8124) // (PDC_TDES) PDC Transfer Status Register #define AT91C_TDES_PTCR (0xFFFA8120) // (PDC_TDES) PDC Transfer Control Register // ========== Register definition for TDES peripheral ========== #define AT91C_TDES_KEY2WxR (0xFFFA8028) // (TDES) Key 2 Word x Register #define AT91C_TDES_KEY3WxR (0xFFFA8030) // (TDES) Key 3 Word x Register #define AT91C_TDES_IDR (0xFFFA8014) // (TDES) Interrupt Disable Register #define AT91C_TDES_VR (0xFFFA80FC) // (TDES) TDES Version Register #define AT91C_TDES_IVxR (0xFFFA8060) // (TDES) Initialization Vector x Register #define AT91C_TDES_ODATAxR (0xFFFA8050) // (TDES) Output Data x Register #define AT91C_TDES_IMR (0xFFFA8018) // (TDES) Interrupt Mask Register #define AT91C_TDES_MR (0xFFFA8004) // (TDES) Mode Register #define AT91C_TDES_CR (0xFFFA8000) // (TDES) Control Register #define AT91C_TDES_IER (0xFFFA8010) // (TDES) Interrupt Enable Register #define AT91C_TDES_ISR (0xFFFA801C) // (TDES) Interrupt Status Register #define AT91C_TDES_IDATAxR (0xFFFA8040) // (TDES) Input Data x Register #define AT91C_TDES_KEY1WxR (0xFFFA8020) // (TDES) Key 1 Word x Register // ***************************************************************************** // PIO DEFINITIONS FOR AT91SAM7X256 // ***************************************************************************** #define AT91C_PIO_PA0 (1 << 0) // Pin Controlled by PA0 #define AT91C_PA0_RXD0 (AT91C_PIO_PA0) // USART 0 Receive Data #define AT91C_PIO_PA1 (1 << 1) // Pin Controlled by PA1 #define AT91C_PA1_TXD0 (AT91C_PIO_PA1) // USART 0 Transmit Data #define AT91C_PIO_PA10 (1 << 10) // Pin Controlled by PA10 #define AT91C_PA10_TWD (AT91C_PIO_PA10) // TWI Two-wire Serial Data #define AT91C_PIO_PA11 (1 << 11) // Pin Controlled by PA11 #define AT91C_PA11_TWCK (AT91C_PIO_PA11) // TWI Two-wire Serial Clock #define AT91C_PIO_PA12 (1 << 12) // Pin Controlled by PA12 #define AT91C_PA12_NPCS00 (AT91C_PIO_PA12) // SPI 0 Peripheral Chip Select 0 #define AT91C_PIO_PA13 (1 << 13) // Pin Controlled by PA13 #define AT91C_PA13_NPCS01 (AT91C_PIO_PA13) // SPI 0 Peripheral Chip Select 1 #define AT91C_PA13_PCK1 (AT91C_PIO_PA13) // PMC Programmable Clock Output 1 #define AT91C_PIO_PA14 (1 << 14) // Pin Controlled by PA14 #define AT91C_PA14_NPCS02 (AT91C_PIO_PA14) // SPI 0 Peripheral Chip Select 2 #define AT91C_PA14_IRQ1 (AT91C_PIO_PA14) // External Interrupt 1 #define AT91C_PIO_PA15 (1 << 15) // Pin Controlled by PA15 #define AT91C_PA15_NPCS03 (AT91C_PIO_PA15) // SPI 0 Peripheral Chip Select 3 #define AT91C_PA15_TCLK2 (AT91C_PIO_PA15) // Timer Counter 2 external clock input #define AT91C_PIO_PA16 (1 << 16) // Pin Controlled by PA16 #define AT91C_PA16_MISO0 (AT91C_PIO_PA16) // SPI 0 Master In Slave #define AT91C_PIO_PA17 (1 << 17) // Pin Controlled by PA17 #define AT91C_PA17_MOSI0 (AT91C_PIO_PA17) // SPI 0 Master Out Slave #define AT91C_PIO_PA18 (1 << 18) // Pin Controlled by PA18 #define AT91C_PA18_SPCK0 (AT91C_PIO_PA18) // SPI 0 Serial Clock #define AT91C_PIO_PA19 (1 << 19) // Pin Controlled by PA19 #define AT91C_PA19_CANRX (AT91C_PIO_PA19) // CAN Receive #define AT91C_PIO_PA2 (1 << 2) // Pin Controlled by PA2 #define AT91C_PA2_SCK0 (AT91C_PIO_PA2) // USART 0 Serial Clock #define AT91C_PA2_NPCS11 (AT91C_PIO_PA2) // SPI 1 Peripheral Chip Select 1 #define AT91C_PIO_PA20 (1 << 20) // Pin Controlled by PA20 #define AT91C_PA20_CANTX (AT91C_PIO_PA20) // CAN Transmit #define AT91C_PIO_PA21 (1 << 21) // Pin Controlled by PA21 #define AT91C_PA21_TF (AT91C_PIO_PA21) // SSC Transmit Frame Sync #define AT91C_PA21_NPCS10 (AT91C_PIO_PA21) // SPI 1 Peripheral Chip Select 0 #define AT91C_PIO_PA22 (1 << 22) // Pin Controlled by PA22 #define AT91C_PA22_TK (AT91C_PIO_PA22) // SSC Transmit Clock #define AT91C_PA22_SPCK1 (AT91C_PIO_PA22) // SPI 1 Serial Clock #define AT91C_PIO_PA23 (1 << 23) // Pin Controlled by PA23 #define AT91C_PA23_TD (AT91C_PIO_PA23) // SSC Transmit data #define AT91C_PA23_MOSI1 (AT91C_PIO_PA23) // SPI 1 Master Out Slave #define AT91C_PIO_PA24 (1 << 24) // Pin Controlled by PA24 #define AT91C_PA24_RD (AT91C_PIO_PA24) // SSC Receive Data #define AT91C_PA24_MISO1 (AT91C_PIO_PA24) // SPI 1 Master In Slave #define AT91C_PIO_PA25 (1 << 25) // Pin Controlled by PA25 #define AT91C_PA25_RK (AT91C_PIO_PA25) // SSC Receive Clock #define AT91C_PA25_NPCS11 (AT91C_PIO_PA25) // SPI 1 Peripheral Chip Select 1 #define AT91C_PIO_PA26 (1 << 26) // Pin Controlled by PA26 #define AT91C_PA26_RF (AT91C_PIO_PA26) // SSC Receive Frame Sync #define AT91C_PA26_NPCS12 (AT91C_PIO_PA26) // SPI 1 Peripheral Chip Select 2 #define AT91C_PIO_PA27 (1 << 27) // Pin Controlled by PA27 #define AT91C_PA27_DRXD (AT91C_PIO_PA27) // DBGU Debug Receive Data #define AT91C_PA27_PCK3 (AT91C_PIO_PA27) // PMC Programmable Clock Output 3 #define AT91C_PIO_PA28 (1 << 28) // Pin Controlled by PA28 #define AT91C_PA28_DTXD (AT91C_PIO_PA28) // DBGU Debug Transmit Data #define AT91C_PIO_PA29 (1 << 29) // Pin Controlled by PA29 #define AT91C_PA29_FIQ (AT91C_PIO_PA29) // AIC Fast Interrupt Input #define AT91C_PA29_NPCS13 (AT91C_PIO_PA29) // SPI 1 Peripheral Chip Select 3 #define AT91C_PIO_PA3 (1 << 3) // Pin Controlled by PA3 #define AT91C_PA3_RTS0 (AT91C_PIO_PA3) // USART 0 Ready To Send #define AT91C_PA3_NPCS12 (AT91C_PIO_PA3) // SPI 1 Peripheral Chip Select 2 #define AT91C_PIO_PA30 (1 << 30) // Pin Controlled by PA30 #define AT91C_PA30_IRQ0 (AT91C_PIO_PA30) // External Interrupt 0 #define AT91C_PA30_PCK2 (AT91C_PIO_PA30) // PMC Programmable Clock Output 2 #define AT91C_PIO_PA4 (1 << 4) // Pin Controlled by PA4 #define AT91C_PA4_CTS0 (AT91C_PIO_PA4) // USART 0 Clear To Send #define AT91C_PA4_NPCS13 (AT91C_PIO_PA4) // SPI 1 Peripheral Chip Select 3 #define AT91C_PIO_PA5 (1 << 5) // Pin Controlled by PA5 #define AT91C_PA5_RXD1 (AT91C_PIO_PA5) // USART 1 Receive Data #define AT91C_PIO_PA6 (1 << 6) // Pin Controlled by PA6 #define AT91C_PA6_TXD1 (AT91C_PIO_PA6) // USART 1 Transmit Data #define AT91C_PIO_PA7 (1 << 7) // Pin Controlled by PA7 #define AT91C_PA7_SCK1 (AT91C_PIO_PA7) // USART 1 Serial Clock #define AT91C_PA7_NPCS01 (AT91C_PIO_PA7) // SPI 0 Peripheral Chip Select 1 #define AT91C_PIO_PA8 (1 << 8) // Pin Controlled by PA8 #define AT91C_PA8_RTS1 (AT91C_PIO_PA8) // USART 1 Ready To Send #define AT91C_PA8_NPCS02 (AT91C_PIO_PA8) // SPI 0 Peripheral Chip Select 2 #define AT91C_PIO_PA9 (1 << 9) // Pin Controlled by PA9 #define AT91C_PA9_CTS1 (AT91C_PIO_PA9) // USART 1 Clear To Send #define AT91C_PA9_NPCS03 (AT91C_PIO_PA9) // SPI 0 Peripheral Chip Select 3 #define AT91C_PIO_PB0 (1 << 0) // Pin Controlled by PB0 #define AT91C_PB0_ETXCK_EREFCK (AT91C_PIO_PB0) // Ethernet MAC Transmit Clock/Reference Clock #define AT91C_PB0_PCK0 (AT91C_PIO_PB0) // PMC Programmable Clock Output 0 #define AT91C_PIO_PB1 (1 << 1) // Pin Controlled by PB1 #define AT91C_PB1_ETXEN (AT91C_PIO_PB1) // Ethernet MAC Transmit Enable #define AT91C_PIO_PB10 (1 << 10) // Pin Controlled by PB10 #define AT91C_PB10_ETX2 (AT91C_PIO_PB10) // Ethernet MAC Transmit Data 2 #define AT91C_PB10_NPCS11 (AT91C_PIO_PB10) // SPI 1 Peripheral Chip Select 1 #define AT91C_PIO_PB11 (1 << 11) // Pin Controlled by PB11 #define AT91C_PB11_ETX3 (AT91C_PIO_PB11) // Ethernet MAC Transmit Data 3 #define AT91C_PB11_NPCS12 (AT91C_PIO_PB11) // SPI 1 Peripheral Chip Select 2 #define AT91C_PIO_PB12 (1 << 12) // Pin Controlled by PB12 #define AT91C_PB12_ETXER (AT91C_PIO_PB12) // Ethernet MAC Transmikt Coding Error #define AT91C_PB12_TCLK0 (AT91C_PIO_PB12) // Timer Counter 0 external clock input #define AT91C_PIO_PB13 (1 << 13) // Pin Controlled by PB13 #define AT91C_PB13_ERX2 (AT91C_PIO_PB13) // Ethernet MAC Receive Data 2 #define AT91C_PB13_NPCS01 (AT91C_PIO_PB13) // SPI 0 Peripheral Chip Select 1 #define AT91C_PIO_PB14 (1 << 14) // Pin Controlled by PB14 #define AT91C_PB14_ERX3 (AT91C_PIO_PB14) // Ethernet MAC Receive Data 3 #define AT91C_PB14_NPCS02 (AT91C_PIO_PB14) // SPI 0 Peripheral Chip Select 2 #define AT91C_PIO_PB15 (1 << 15) // Pin Controlled by PB15 #define AT91C_PB15_ERXDV (AT91C_PIO_PB15) // Ethernet MAC Receive Data Valid #define AT91C_PIO_PB16 (1 << 16) // Pin Controlled by PB16 #define AT91C_PB16_ECOL (AT91C_PIO_PB16) // Ethernet MAC Collision Detected #define AT91C_PB16_NPCS13 (AT91C_PIO_PB16) // SPI 1 Peripheral Chip Select 3 #define AT91C_PIO_PB17 (1 << 17) // Pin Controlled by PB17 #define AT91C_PB17_ERXCK (AT91C_PIO_PB17) // Ethernet MAC Receive Clock #define AT91C_PB17_NPCS03 (AT91C_PIO_PB17) // SPI 0 Peripheral Chip Select 3 #define AT91C_PIO_PB18 (1 << 18) // Pin Controlled by PB18 #define AT91C_PB18_EF100 (AT91C_PIO_PB18) // Ethernet MAC Force 100 Mbits/sec #define AT91C_PB18_ADTRG (AT91C_PIO_PB18) // ADC External Trigger #define AT91C_PIO_PB19 (1 << 19) // Pin Controlled by PB19 #define AT91C_PB19_PWM0 (AT91C_PIO_PB19) // PWM Channel 0 #define AT91C_PB19_TCLK1 (AT91C_PIO_PB19) // Timer Counter 1 external clock input #define AT91C_PIO_PB2 (1 << 2) // Pin Controlled by PB2 #define AT91C_PB2_ETX0 (AT91C_PIO_PB2) // Ethernet MAC Transmit Data 0 #define AT91C_PIO_PB20 (1 << 20) // Pin Controlled by PB20 #define AT91C_PB20_PWM1 (AT91C_PIO_PB20) // PWM Channel 1 #define AT91C_PB20_PCK0 (AT91C_PIO_PB20) // PMC Programmable Clock Output 0 #define AT91C_PIO_PB21 (1 << 21) // Pin Controlled by PB21 #define AT91C_PB21_PWM2 (AT91C_PIO_PB21) // PWM Channel 2 #define AT91C_PB21_PCK1 (AT91C_PIO_PB21) // PMC Programmable Clock Output 1 #define AT91C_PIO_PB22 (1 << 22) // Pin Controlled by PB22 #define AT91C_PB22_PWM3 (AT91C_PIO_PB22) // PWM Channel 3 #define AT91C_PB22_PCK2 (AT91C_PIO_PB22) // PMC Programmable Clock Output 2 #define AT91C_PIO_PB23 (1 << 23) // Pin Controlled by PB23 #define AT91C_PB23_TIOA0 (AT91C_PIO_PB23) // Timer Counter 0 Multipurpose Timer I/O Pin A #define AT91C_PB23_DCD1 (AT91C_PIO_PB23) // USART 1 Data Carrier Detect #define AT91C_PIO_PB24 (1 << 24) // Pin Controlled by PB24 #define AT91C_PB24_TIOB0 (AT91C_PIO_PB24) // Timer Counter 0 Multipurpose Timer I/O Pin B #define AT91C_PB24_DSR1 (AT91C_PIO_PB24) // USART 1 Data Set ready #define AT91C_PIO_PB25 (1 << 25) // Pin Controlled by PB25 #define AT91C_PB25_TIOA1 (AT91C_PIO_PB25) // Timer Counter 1 Multipurpose Timer I/O Pin A #define AT91C_PB25_DTR1 (AT91C_PIO_PB25) // USART 1 Data Terminal ready #define AT91C_PIO_PB26 (1 << 26) // Pin Controlled by PB26 #define AT91C_PB26_TIOB1 (AT91C_PIO_PB26) // Timer Counter 1 Multipurpose Timer I/O Pin B #define AT91C_PB26_RI1 (AT91C_PIO_PB26) // USART 1 Ring Indicator #define AT91C_PIO_PB27 (1 << 27) // Pin Controlled by PB27 #define AT91C_PB27_TIOA2 (AT91C_PIO_PB27) // Timer Counter 2 Multipurpose Timer I/O Pin A #define AT91C_PB27_PWM0 (AT91C_PIO_PB27) // PWM Channel 0 #define AT91C_PIO_PB28 (1 << 28) // Pin Controlled by PB28 #define AT91C_PB28_TIOB2 (AT91C_PIO_PB28) // Timer Counter 2 Multipurpose Timer I/O Pin B #define AT91C_PB28_PWM1 (AT91C_PIO_PB28) // PWM Channel 1 #define AT91C_PIO_PB29 (1 << 29) // Pin Controlled by PB29 #define AT91C_PB29_PCK1 (AT91C_PIO_PB29) // PMC Programmable Clock Output 1 #define AT91C_PB29_PWM2 (AT91C_PIO_PB29) // PWM Channel 2 #define AT91C_PIO_PB3 (1 << 3) // Pin Controlled by PB3 #define AT91C_PB3_ETX1 (AT91C_PIO_PB3) // Ethernet MAC Transmit Data 1 #define AT91C_PIO_PB30 (1 << 30) // Pin Controlled by PB30 #define AT91C_PB30_PCK2 (AT91C_PIO_PB30) // PMC Programmable Clock Output 2 #define AT91C_PB30_PWM3 (AT91C_PIO_PB30) // PWM Channel 3 #define AT91C_PIO_PB4 (1 << 4) // Pin Controlled by PB4 #define AT91C_PB4_ECRS_ECRSDV (AT91C_PIO_PB4) // Ethernet MAC Carrier Sense/Carrier Sense and Data Valid #define AT91C_PIO_PB5 (1 << 5) // Pin Controlled by PB5 #define AT91C_PB5_ERX0 (AT91C_PIO_PB5) // Ethernet MAC Receive Data 0 #define AT91C_PIO_PB6 (1 << 6) // Pin Controlled by PB6 #define AT91C_PB6_ERX1 (AT91C_PIO_PB6) // Ethernet MAC Receive Data 1 #define AT91C_PIO_PB7 (1 << 7) // Pin Controlled by PB7 #define AT91C_PB7_ERXER (AT91C_PIO_PB7) // Ethernet MAC Receive Error #define AT91C_PIO_PB8 (1 << 8) // Pin Controlled by PB8 #define AT91C_PB8_EMDC (AT91C_PIO_PB8) // Ethernet MAC Management Data Clock #define AT91C_PIO_PB9 (1 << 9) // Pin Controlled by PB9 #define AT91C_PB9_EMDIO (AT91C_PIO_PB9) // Ethernet MAC Management Data Input/Output // ***************************************************************************** // PERIPHERAL ID DEFINITIONS FOR AT91SAM7X256 // ***************************************************************************** #define AT91C_ID_FIQ ( 0) // Advanced Interrupt Controller (FIQ) #define AT91C_ID_SYS ( 1) // System Peripheral #define AT91C_ID_PIOA ( 2) // Parallel IO Controller A #define AT91C_ID_PIOB ( 3) // Parallel IO Controller B #define AT91C_ID_SPI0 ( 4) // Serial Peripheral Interface 0 #define AT91C_ID_SPI1 ( 5) // Serial Peripheral Interface 1 #define AT91C_ID_US0 ( 6) // USART 0 #define AT91C_ID_US1 ( 7) // USART 1 #define AT91C_ID_SSC ( 8) // Serial Synchronous Controller #define AT91C_ID_TWI ( 9) // Two-Wire Interface #define AT91C_ID_PWMC (10) // PWM Controller #define AT91C_ID_UDP (11) // USB Device Port #define AT91C_ID_TC0 (12) // Timer Counter 0 #define AT91C_ID_TC1 (13) // Timer Counter 1 #define AT91C_ID_TC2 (14) // Timer Counter 2 #define AT91C_ID_CAN (15) // Control Area Network Controller #define AT91C_ID_EMAC (16) // Ethernet MAC #define AT91C_ID_ADC (17) // Analog-to-Digital Converter #define AT91C_ID_AES (18) // Advanced Encryption Standard 128-bit #define AT91C_ID_TDES (19) // Triple Data Encryption Standard #define AT91C_ID_20_Reserved (20) // Reserved #define AT91C_ID_21_Reserved (21) // Reserved #define AT91C_ID_22_Reserved (22) // Reserved #define AT91C_ID_23_Reserved (23) // Reserved #define AT91C_ID_24_Reserved (24) // Reserved #define AT91C_ID_25_Reserved (25) // Reserved #define AT91C_ID_26_Reserved (26) // Reserved #define AT91C_ID_27_Reserved (27) // Reserved #define AT91C_ID_28_Reserved (28) // Reserved #define AT91C_ID_29_Reserved (29) // Reserved #define AT91C_ID_IRQ0 (30) // Advanced Interrupt Controller (IRQ0) #define AT91C_ID_IRQ1 (31) // Advanced Interrupt Controller (IRQ1) // ***************************************************************************** // BASE ADDRESS DEFINITIONS FOR AT91SAM7X256 // ***************************************************************************** #define AT91C_BASE_SYS (0xFFFFF000) // (SYS) Base Address #define AT91C_BASE_AIC (0xFFFFF000) // (AIC) Base Address #define AT91C_BASE_PDC_DBGU (0xFFFFF300) // (PDC_DBGU) Base Address #define AT91C_BASE_DBGU (0xFFFFF200) // (DBGU) Base Address #define AT91C_BASE_PIOA (0xFFFFF400) // (PIOA) Base Address #define AT91C_BASE_PIOB (0xFFFFF600) // (PIOB) Base Address #define AT91C_BASE_CKGR (0xFFFFFC20) // (CKGR) Base Address #define AT91C_BASE_PMC (0xFFFFFC00) // (PMC) Base Address #define AT91C_BASE_RSTC (0xFFFFFD00) // (RSTC) Base Address #define AT91C_BASE_RTTC (0xFFFFFD20) // (RTTC) Base Address #define AT91C_BASE_PITC (0xFFFFFD30) // (PITC) Base Address #define AT91C_BASE_WDTC (0xFFFFFD40) // (WDTC) Base Address #define AT91C_BASE_VREG (0xFFFFFD60) // (VREG) Base Address #define AT91C_BASE_MC (0xFFFFFF00) // (MC) Base Address #define AT91C_BASE_PDC_SPI1 (0xFFFE4100) // (PDC_SPI1) Base Address #define AT91C_BASE_SPI1 (0xFFFE4000) // (SPI1) Base Address #define AT91C_BASE_PDC_SPI0 (0xFFFE0100) // (PDC_SPI0) Base Address #define AT91C_BASE_SPI0 (0xFFFE0000) // (SPI0) Base Address #define AT91C_BASE_PDC_US1 (0xFFFC4100) // (PDC_US1) Base Address #define AT91C_BASE_US1 (0xFFFC4000) // (US1) Base Address #define AT91C_BASE_PDC_US0 (0xFFFC0100) // (PDC_US0) Base Address #define AT91C_BASE_US0 (0xFFFC0000) // (US0) Base Address #define AT91C_BASE_PDC_SSC (0xFFFD4100) // (PDC_SSC) Base Address #define AT91C_BASE_SSC (0xFFFD4000) // (SSC) Base Address #define AT91C_BASE_TWI (0xFFFB8000) // (TWI) Base Address #define AT91C_BASE_PWMC_CH3 (0xFFFCC260) // (PWMC_CH3) Base Address #define AT91C_BASE_PWMC_CH2 (0xFFFCC240) // (PWMC_CH2) Base Address #define AT91C_BASE_PWMC_CH1 (0xFFFCC220) // (PWMC_CH1) Base Address #define AT91C_BASE_PWMC_CH0 (0xFFFCC200) // (PWMC_CH0) Base Address #define AT91C_BASE_PWMC (0xFFFCC000) // (PWMC) Base Address #define AT91C_BASE_UDP (0xFFFB0000) // (UDP) Base Address #define AT91C_BASE_TC0 (0xFFFA0000) // (TC0) Base Address #define AT91C_BASE_TC1 (0xFFFA0040) // (TC1) Base Address #define AT91C_BASE_TC2 (0xFFFA0080) // (TC2) Base Address #define AT91C_BASE_TCB (0xFFFA0000) // (TCB) Base Address #define AT91C_BASE_CAN_MB0 (0xFFFD0200) // (CAN_MB0) Base Address #define AT91C_BASE_CAN_MB1 (0xFFFD0220) // (CAN_MB1) Base Address #define AT91C_BASE_CAN_MB2 (0xFFFD0240) // (CAN_MB2) Base Address #define AT91C_BASE_CAN_MB3 (0xFFFD0260) // (CAN_MB3) Base Address #define AT91C_BASE_CAN_MB4 (0xFFFD0280) // (CAN_MB4) Base Address #define AT91C_BASE_CAN_MB5 (0xFFFD02A0) // (CAN_MB5) Base Address #define AT91C_BASE_CAN_MB6 (0xFFFD02C0) // (CAN_MB6) Base Address #define AT91C_BASE_CAN_MB7 (0xFFFD02E0) // (CAN_MB7) Base Address #define AT91C_BASE_CAN (0xFFFD0000) // (CAN) Base Address #define AT91C_BASE_EMAC (0xFFFDC000) // (EMAC) Base Address #define AT91C_BASE_PDC_ADC (0xFFFD8100) // (PDC_ADC) Base Address #define AT91C_BASE_ADC (0xFFFD8000) // (ADC) Base Address #define AT91C_BASE_PDC_AES (0xFFFA4100) // (PDC_AES) Base Address #define AT91C_BASE_AES (0xFFFA4000) // (AES) Base Address #define AT91C_BASE_PDC_TDES (0xFFFA8100) // (PDC_TDES) Base Address #define AT91C_BASE_TDES (0xFFFA8000) // (TDES) Base Address // ***************************************************************************** // MEMORY MAPPING DEFINITIONS FOR AT91SAM7X256 // ***************************************************************************** #define AT91C_ISRAM (0x00200000) // Internal SRAM base address #define AT91C_ISRAM_SIZE (0x00010000) // Internal SRAM size in byte (64 Kbyte) #define AT91C_IFLASH (0x00100000) // Internal ROM base address #define AT91C_IFLASH_SIZE (0x00040000) // Internal ROM size in byte (256 Kbyte)