URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Subversion Repositories openrisc_2011-10-31
[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [exec/] [score/] [cpu/] [a29k/] [sig.S] - Rev 30
Go to most recent revision | Compare with Previous | Blame | View Log
;/*; * $Id: sig.S,v 1.2 2001-09-27 11:59:21 chris Exp $; */; .include "register.ah".include "amd.ah".include "pswmacro.ah".comm WindowSize,4.text.reg it0,gr64.reg it1,gr65.reg it2,gr66.reg it3,gr67.reg v0,gr96.reg v1,gr97.reg v2,gr98.reg v3,gr99.reg trapreg,it0.reg FPStat0,gr79.reg FPStat1,gr79.reg FPStat2,gr79.reg FPStat3,gr79.global _intr14_intr14:const it3,14sup_svjmp interruptnop.global _intr18_intr18:const it3,18sup_svjmp interruptnop.global _intr19_intr19:const it3,19sup_svjmp interruptnopinterrupt:push msp,it3push msp,gr1push msp,rabconst it0,512sub rab,rfb,it0 ;set rab = rfb-512pushsr msp,it0,pc0pushsr msp,it0,pc1pushsr msp,it0,pc2pushsr msp,it0,chapushsr msp,it0,chdpushsr msp,it0,chcpushsr msp,it0,alupushsr msp,it0,opspush msp,tav;;now come off freeze, and go to user-mode code.;ensure load/store does not restart;mtsrim chc,0mfsr it0, cpsconst it1, FZconsth it1, FZandn it0, it0, it1const it1,(DI|TD)consth it1,(DI|TD)or it0,it1,it0mtsr cps, it0; fall through to _sigcode.extern _a29k_ISR_Handler.global _sigcode_sigcode:push msp, lr1 ; R stack supportpush msp, rfb ; supportpush msp, msp ; M stack support; push msp, FPStat0 ; Floating point 0; push msp, FPStat1 ; Floating point 1; push msp, FPStat2 ; Floating point 2; push msp, FPStat3 ; Floating point 3sub msp,msp,4*4pushsr msp, tav, IPA ; save user mode specialpushsr msp, tav, IPB ; save user mode specialpushsr msp, tav, IPC ; save user mode specialpushsr msp, tav, Q ; save user mode specialsub msp, msp, 29*4 ; gr96-gr124mtsrim cr, 29-1 ;storem 0, 0, gr96, msp ;const v0, WindowSize ; Window Size valueconsth v0, WindowSize ; Window Size valueload 0, 0, v0, v0 ; load Window sizeadd v2, msp, SIGCTX_RAB ; intr RAB valueload 0, 0, v2, v2 ; rab valuesub v1, rfb, v2 ;cpgeu v1, v1, v0 ;jmpt v1, nfill ; jmp if spilladd v1, gr1, 8 ;cpgtu v1, v1, rfb ; longjump testjmpt v1, nfill ;nop ;ifill:add v0, msp, SIGCTX_RAB+4 ;push v0, rab ;const v2, fill+4 ;consth v2, fill+4 ;push v0, v2 ; resave PC0sub v2, v2, 4 ;push v0, v2 ; resave PC1const v2, 0 ;sub v0, v0, 3*4 ;push v0, v2 ;nfill:cpgtu v0, gr1, rfb ; if gr1>rfb -> gr1=rfbjmpt v0, lower ;cpltu v0, gr1, rab ;jmpt v0, raise ; gr1<rab then gr1=rabnop ;sendsig:sub gr1, gr1, RALLOC ;asgeu V_SPILL, gr1, rab ;add lr1, rfb, 0 ;add v1, msp, SIGCTX_SIG ;cont:add lr2,it3,0 ; signal #call lr0, _a29k_ISR_Handler ; call the handlernopnop ; WASTEjmp _a29k_sigdfl ; return codenop ; WASTEnop ; ALIGNlower:jmp sendsig ;add gr1, rfb, 0 ;raise:jmp sendsig ;add gr1, rab, 0 ;.global _a29k_sigdfl_sup_a29k_sigdfl_sup:repair_R_stack ;repair_regs ;sig_return ; returnhalt ; never executes.global _sigret_sigret:;assume msp points to tavmfsr it0,cpsconst it1,FZor it1,it0,it1mtsr cps,it1nopnop_sigret1:pop tav,msppopsr ops,it0,msppopsr alu,it0,msppopsr chc,it0,msppopsr chd,it0,msppopsr cha,it0,msppopsr pc2,it0,msppopsr pc1,it0,msppopsr pc0,it0,msppop rab,msppop it0,mspadd gr1,it0,0add msp,msp,4 ;discount signaliret_a29k_sigdfl:asneq SIGDFL,gr1,gr1jmpi lr0nop
Go to most recent revision | Compare with Previous | Blame | View Log