OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [exec/] [score/] [cpu/] [or1k/] [rtems/] [score/] [cpu_asm.h] - Rev 173

Compare with Previous | Blame | View Log

/*
 *  cpu_asm.h
 *
 *  Very loose template for an include file for the cpu_asm.? file
 *  if it is implemented as a ".S" file (preprocessed by cpp) instead
 *  of a ".s" file (preprocessed by gm4 or gasp). Currently unused in
 *  the or1k port.
 *
 *  COPYRIGHT (c) 1989-1999.
 *  On-Line Applications Research Corporation (OAR).
 *
 *  The license and distribution terms for this file may be
 *  found in the file LICENSE in this distribution or at
 *  http://www.OARcorp.com/rtems/license.html.
 *
 *  This file adapted from no_cpu example of the RTEMS distribution.
 *  The body has been modified for the Opencores Or1k implementation by
 *  Chris Ziomkowski. <chris@asics.ws>
 *
 */
 
#ifndef __CPU_ASM_h
#define __CPU_ASM_h
 
/* pull in the generated offsets */
 
#include <rtems/score/offsets.h>
 
/*
 * Hardware General Registers
 */
 
/* put something here */
 
/*
 * Hardware Floating Point Registers
 */
 
/* put something here */
 
/*
 * Hardware Control Registers
 */
 
/* put something here */
 
/*
 * Calling Convention
 */
 
/* put something here */
 
/*
 * Temporary registers
 */
 
/* put something here */
 
/*
 * Floating Point Registers - SW Conventions
 */
 
/* put something here */
 
/*
 * Temporary floating point registers
 */
 
/* put something here */
 
#endif
 
/* end of file */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.