URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i386/] [ts_386ex/] [timer/] [timerisr.S] - Rev 30
Go to most recent revision | Compare with Previous | Blame | View Log
/* timer_isr()
*
* This routine provides the ISR for the Z8036 timer on the MVME136
* board. The timer is set up to generate an interrupt at maximum
* intervals.
*
* Input parameters: NONE
*
* Output parameters: NONE
*
* COPYRIGHT (c) 1989-1999.
* On-Line Applications Research Corporation (OAR).
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.OARcorp.com/rtems/license.html.
*
* $Id: timerisr.S,v 1.2 2001-09-27 11:59:50 chris Exp $
*/
#include "asm.h"
BEGIN_CODE
EXTERN (Ttimer_val)
PUBLIC (timerisr)
SYM (timerisr):
incl SYM (Ttimer_val) # add another tick
pushl eax
movb 0xa0,al /* signal generic End Of Interrupt (EOI) to slave PIC */
outb al, $0x20
movb $0x20, al
outb al, $0x20 /* signal generic EOI to Master PIC */
popl eax
iret
END_CODE
END
Go to most recent revision | Compare with Previous | Blame | View Log