OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [asmstub.h] - Rev 173

Compare with Previous | Blame | View Log

/*-------------------------------------*/
/* asmstub.h                           */
/* Last change : 20. 1.95              */
/*-------------------------------------*/
/*
 *  $Id: asmstub.h,v 1.2 2001-09-27 11:59:59 chris Exp $
 */
 
#ifndef _ASMSTUB_H_
#define _ASMSTUB_H_
 
#include "prcb.h"
 
  /* Reset Processor taking Start Point and Prcb
   * as parameters.
   */
extern void asm_exit(void (* start)(void), struct PRCB * prcb);
  /* Call SYSCTL instruction.
   */
extern void asm_sysctl(unsigned int cmd, unsigned int a1, unsigned int a2);
  /* Alter a bit in the interrupt pending register.
   */
extern void asm_ipend(unsigned int iNmbr, unsigned int toSet);
  /* Alter a bit in the interrupt mask register.
   */
extern void asm_imask(unsigned int iNmbr, unsigned int toSet);
  /* Call MODPC instruction.
   */
extern int asm_modpc(unsigned int val, unsigned int mask);
  /* Change a cached interrupt vector.
   */
extern void asm_ivector(unsigned int vctr, void (* hndl)(void));
 
#endif
/*-------------*/
/* End of file */
/*-------------*/
 
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.