OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [prcb.c] - Rev 562

Go to most recent revision | Compare with Previous | Blame | View Log

/*-------------------------------------*/
/* prcb.c                              */
/* Last change : 11.10.94              */
/*-------------------------------------*/
/*
 *  $Id: prcb.c,v 1.2 2001-09-27 11:59:59 chris Exp $
 */
 
#include "flttbl.h"
#include "cntrltbl.h"
#include "intrtbl.h"
#include "systbl.h"
#include "prcb.h"
/*-------------------------------------*/
  /* RAM based PRocess Control Block  
   */      
#ifdef DBPRECISE_FAULTS
#define AC                      (INT_OVFL_DISABLE | PRECISE_FLTS)
#else
#define AC                      (INT_OVFL_DISABLE | IMPRECISE_FLTS)
#endif
 
 /* Initial Fault Configuration Word Image.
   * As to this 1, I don't know why but without it
   * fault hanlder wouldn't be invoked.
   */
#define FAULT_CONFIG            (UNLGND_FAULT_DISABLE | 1)
 
  /* Initial Instruction Cache Configuration Word Image.
   */
#ifdef DBCACHE_OFF
#define INST_CACHE_CONFIG       (INST_CACHE_DISABLE)
#else
#define INST_CACHE_CONFIG       (INST_CACHE_ENABLE)
#endif
 
  /* Initial Register Cache Configuration Word Image.
   */
#define REG_CACHE_CONFIG        0x000
 
 
struct PRCB ram_prcb = {
  & faultTbl[0],                        /* Fault Table Base */   
  & controlTbl[0],                  /* Control Table Base */    
  AC,                                   /* AC */ 
  FAULT_CONFIG,                         /* Fault Configuration Word */
  & interruptTbl,                       /* Interrupt Table Base */ 
  & systemTbl,                          /* System Procedure Table Base */   
  0,                                    /* Reserved */  
  & intStackPtr[0],                     /* Interrupt Stack Pointer */
  INST_CACHE_CONFIG,                    /* Instruction Cache Config */ 
  REG_CACHE_CONFIG,                     /* Reg Cache Config */ 
};  
 
/*-------------*/
/* End of file */
/*-------------*/
 
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.