OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [rom_cntrltbl.c] - Rev 30

Go to most recent revision | Compare with Previous | Blame | View Log

/*-------------------------------------*/
/* cntrltbl.c                          */
/* Last change :  7.10.94              */
/*-------------------------------------*/
/*
 *  $Id: rom_cntrltbl.c,v 1.2 2001-09-27 11:59:59 chris Exp $
 */
 
#include <i960RP.h>
#include "cntrltbl.h"
/*-------------------------------------*/
  /* Control Table.
   */
 /* Interrupt Map Registers Initial.
   */
#define IMAP0           0x4321
#define IMAP1           0x8765
#define IMAP2           0xA90000
#define ICON	(VECTOR_CACHE | MSK_UNCHNG | I_ENABLE)
 
 
/* Bus configuration */
#define RP_CONFIG_REGS     I960RP_BUS_WIDTH_32
#define FLASH              I960RP_BUS_WIDTH_8
#define DRAM               I960RP_BUS_WIDTH_32
#define UART_LED           I960RP_BUS_WIDTH_8
#define DEFAULT            I960RP_BUS_WIDTH_32
 
/* Region Configuration */
#define  REGION_0_CONFIG      RP_CONFIG_REGS
#define  REGION_2_CONFIG      DEFAULT
#define  REGION_4_CONFIG      DEFAULT
#define  REGION_6_CONFIG      DEFAULT
#define  REGION_8_CONFIG      DEFAULT
#define  REGION_A_CONFIG      DRAM
#define  REGION_C_CONFIG      UART_LED
 
#define  REGION_E_CONFIG      DEFAULT
#define  REGION_BOOT_CONFIG   (DRAM )
 
 /* Trace Control Initial.  */
#define TC              0
 
/*Bus Control Initial value */
#define BCON CONF_TBL_VALID
 
 
 
ControlTblEntry rom_controlTbl[] = {
  /* --group 0 -- */
  0,
  0,
  0,
  0,
  /* --group 1 -- */
  IMAP0,
  IMAP1,
  IMAP2,
  ICON,
  /* --group 2 -- */
  REGION_0_CONFIG,
  0,
  REGION_2_CONFIG,
  0,
  /* --group 3 -- */
  REGION_4_CONFIG,
  0,
  REGION_6_CONFIG,
  0,
  /* --group 4 -- */
  REGION_8_CONFIG,
  0,
  REGION_A_CONFIG,
  0,  
  /* --group 5 -- */
  REGION_C_CONFIG,
  0,
  REGION_BOOT_CONFIG,
  0,  
  /* --group 6 -- */
  0, 		 		/* Reserved */ 
  0,
  TC,
  BCON
};   
/*-------------*/
/* End of file */
/*-------------*/
 
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.