OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [m68k/] [efi332/] [include/] [efi332.h] - Rev 30

Go to most recent revision | Compare with Previous | Blame | View Log

/*  efi332.h
 *
 *  $Id: efi332.h,v 1.2 2001-09-27 12:00:01 chris Exp $
 */
 
#ifndef _EFI332_H_
#define _EFI332_H_
 
 
/* SIM_MM (SIM Module Mapping) determines the location of the control
   register block. When MM=0, register addresses range fom 0x7ff000 to
   0x7FFFFF. When MM=1, register addresses range from 0xfff000 to
   0xffffff. */
#define SIM_MM 1
 
 
/* Interrupt related definitions */
#define SIM_IARB 15
#define QSM_IARB 10
 
#define EFI_PIV 64
#define ISRL_PIT 4		/* zero disables PIT */
 
#define EFI_QIVR 66		/* 66=>SCI and 67=>QSPI interrupt */
#define ISRL_QSPI 0
 
#define EFI_SPINT 24		/* spurious interrupt */
#define EFI_INT1 25		/* CTS interrupt */
#define ISRL_SCI 6
 
 
 
/* System Clock definitions */
#define XTAL 32768.0		/* crystal frequency in Hz */
#define EFI_W 0			/* system clock parameters */
#define EFI_X 1
#define EFI_Y 0x38
#define SYS_CLOCK (XTAL*4.0*(EFI_Y+1)*(1 << (2*EFI_W+EFI_X)))
#define SCI_BAUD 115200		/* RS232 Baud Rate */
 
 
/* macros/functions */
 
/*
 *  This prototype really should have the noreturn attribute but
 *  that causes a warning. Not sure how to fix that. 
 */
/*   static void reboot(void) __attribute__ ((noreturn)); */
static void reboot(void);
__inline__ static void reboot() {asm("trap #15");}
 
#endif /* _EFI332_H_ */
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.