URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [m68k/] [mvme136/] [clock/] [ckinit.c] - Rev 773
Go to most recent revision | Compare with Previous | Blame | View Log
/* Clock_init() * * This routine initializes the Z80386 1 on the MVME136 board. * The tick frequency is 1 millisecond. * * Input parameters: NONE * * Output parameters: NONE * * COPYRIGHT (c) 1989-1999. * On-Line Applications Research Corporation (OAR). * * The license and distribution terms for this file may be * found in the file LICENSE in this distribution or at * http://www.OARcorp.com/rtems/license.html. * * $Id: ckinit.c,v 1.2 2001-09-27 12:00:13 chris Exp $ */ #include <stdlib.h> #include <bsp.h> #include <rtems/libio.h> #include <zilog/z8036.h> #define MICRVAL 0xe2 /* disable lower chain, no vec */ /* set right justified addr */ /* and master int enable */ #define MCCRVAL 0xc4 /* enable T1 and port B */ /* timers independent */ #define MS_COUNT 0x07d0 /* T1's countdown constant (1 ms) */ #define T1MSRVAL 0x80 /* T1 cont. cycle/pulse output */ #define T1CSRVAL 0xc6 /* enable interrupt, allow and */ /* and trigger countdown */ #define TIMER 0xfffb0000 #define RELOAD 0x24 /* clr IP & IUS,allow countdown */ #define CLOCK_VECTOR 66 rtems_unsigned32 Clock_isrs; /* ISRs until next tick */ volatile rtems_unsigned32 Clock_driver_ticks; /* ticks since initialization */ rtems_isr_entry Old_ticker; void Clock_exit( void ); /* * These are set by clock driver during its init */ rtems_device_major_number rtems_clock_major = ~0; rtems_device_minor_number rtems_clock_minor; /* * ISR Handler */ rtems_isr Clock_isr( rtems_vector_number vector ) { Clock_driver_ticks += 1; ((volatile struct z8036_map *) TIMER)->CT1_CMD_STATUS = RELOAD; if ( Clock_isrs == 1 ) { rtems_clock_tick(); Clock_isrs = BSP_Configuration.microseconds_per_tick / 1000; } else Clock_isrs -= 1; } void Install_clock( rtems_isr_entry clock_isr ) { volatile struct z8036_map *timer; Clock_driver_ticks = 0; Clock_isrs = BSP_Configuration.microseconds_per_tick / 1000; Old_ticker = (rtems_isr_entry) set_vector( clock_isr, CLOCK_VECTOR, 1 ); timer = (struct z8036_map *) 0xfffb0000; timer->MASTER_INTR = MICRVAL; timer->CT1_MODE_SPEC = T1MSRVAL; *((rtems_unsigned16 *)0xfffb0016) = MS_COUNT; /* write countdown value */ /* * timer->CT1_TIME_CONST_MSB = (MS_COUNT >> 8); * timer->CT1_TIME_CONST_LSB = (MS_COUNT & 0xff); */ timer->MASTER_CFG = MCCRVAL; timer->CT1_CMD_STATUS = T1CSRVAL; /* * Enable interrupt via VME interrupt mask register */ (*(rtems_unsigned8 *)0xfffb0038) &= 0xfd; atexit( Clock_exit ); } void Clock_exit( void ) { volatile struct z8036_map *timer; timer = (struct z8036_map *) 0xfffb0000; timer->MASTER_INTR = 0x62; timer->CT1_MODE_SPEC = 0x00; timer->MASTER_CFG = 0xf4; timer->CT1_CMD_STATUS = 0x00; /* do not restore old vector */ } rtems_device_driver Clock_initialize( rtems_device_major_number major, rtems_device_minor_number minor, void *pargp ) { Install_clock( Clock_isr ); /* * make major/minor avail to others such as shared memory driver */ rtems_clock_major = major; rtems_clock_minor = minor; return RTEMS_SUCCESSFUL; } rtems_device_driver Clock_control( rtems_device_major_number major, rtems_device_minor_number minor, void *pargp ) { rtems_unsigned32 isrlevel; rtems_libio_ioctl_args_t *args = pargp; if (args == 0) goto done; /* * This is hokey, but until we get a defined interface * to do this, it will just be this simple... */ if (args->command == rtems_build_name('I', 'S', 'R', ' ')) { Clock_isr(CLOCK_VECTOR); } else if (args->command == rtems_build_name('N', 'E', 'W', ' ')) { rtems_interrupt_disable( isrlevel ); (void) set_vector( args->buffer, CLOCK_VECTOR, 1 ); rtems_interrupt_enable( isrlevel ); } done: return RTEMS_SUCCESSFUL; }
Go to most recent revision | Compare with Previous | Blame | View Log