OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [powerpc/] [score603e/] [startup/] [vmeintr.c] - Rev 562

Go to most recent revision | Compare with Previous | Blame | View Log

/*  vmeintr.c
 *
 *  VMEbus support routines for the Generation I board.
 *
 *  COPYRIGHT (c) 1989-1997.
 *  On-Line Applications Research Corporation (OAR).
 *  Copyright assigned to U.S. Government, 1994.
 *
 *  The license and distribution terms for this file may in
 *  the file LICENSE in this distribution or at
 *  http://www.OARcorp.com/rtems/license.html.
 *
 *  $Id: 
 */
 
#include <rtems.h>
#include <bsp.h>
#include <vmeintr.h>
 
/*PAGE
 *
 *  VME_interrupt_Disable
 *
 */
 
void VME_interrupt_Disable (
  VME_interrupt_Mask                mask                        /* IN  */
)
{
  volatile rtems_unsigned8  *VME_interrupt_enable;
  rtems_unsigned8  value;
 
#if 0
  VME_interrupt_enable = ACC_VIE;
#else
  VME_interrupt_enable = 0;
#endif
  value = *VME_interrupt_enable;
 
  value &= ~mask;  /* turn off interrupts for all levels in mask */
 
  *VME_interrupt_enable = value;
}
 
/*PAGE
 *
 *  VME_interrupt_Enable
 *
 */
 
void VME_interrupt_Enable (
  VME_interrupt_Mask                mask                        /* IN  */
)
{
  volatile rtems_unsigned8  *VME_interrupt_enable;
  rtems_unsigned8  value;
 
#if 0
  VME_interrupt_enable = ACC_VIE;
#else
  VME_interrupt_enable = 0;
#endif
  value = *VME_interrupt_enable;
 
  value |= mask;  /* turn on interrupts for all levels in mask */
 
  *VME_interrupt_enable = value;
}
 
 
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.