URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libcpu/] [powerpc/] [mpc6xx/] [exceptions/] [raw_exception.c] - Rev 228
Go to most recent revision | Compare with Previous | Blame | View Log
/* * raw_exception.c - This file contains implementation of C function to * Instanciate 60x ppc primary exception entries. * More detailled information can be found on motorola * site and more precisely in the following book : * * MPC750 * Risc Microporcessor User's Manual * Motorola REF : MPC750UM/AD 8/97 * * Copyright (C) 1999 Eric Valette (valette@crf.canon.fr) * Canon Centre Recherche France. * * Enhanced by Jay Kulpinski <jskulpin@eng01.gdds.com> * to support 603, 603e, 604, 604e exceptions * * The license and distribution terms for this file may be * found in found in the file LICENSE in this distribution or at * http://www.OARcorp.com/rtems/license.html. * * $Id: raw_exception.c,v 1.2 2001-09-27 12:01:25 chris Exp $ */ #include <rtems/score/targopts.h> #include <rtems/score/ppc.h> #include <rtems/system.h> #include <rtems/score/cpu.h> #include <libcpu/raw_exception.h> #include <libcpu/cpu.h> static rtems_raw_except_connect_data* raw_except_table; static rtems_raw_except_connect_data default_raw_except_entry; static rtems_raw_except_global_settings* local_settings; int mpc750_vector_is_valid(rtems_vector vector) { switch(vector) { case ASM_RESET_VECTOR: /* fall through */ case ASM_MACH_VECTOR: case ASM_PROT_VECTOR: case ASM_ISI_VECTOR: case ASM_EXT_VECTOR: case ASM_ALIGN_VECTOR: case ASM_PROG_VECTOR: case ASM_FLOAT_VECTOR: case ASM_DEC_VECTOR: case ASM_SYS_VECTOR: case ASM_TRACE_VECTOR: case ASM_ADDR_VECTOR: case ASM_SYSMGMT_VECTOR: case ASM_ITM_VECTOR: return 1; default: return 0; } } int mpc603_vector_is_valid(rtems_vector vector) { switch(vector) { case ASM_RESET_VECTOR: /* fall through */ case ASM_MACH_VECTOR: case ASM_PROT_VECTOR: case ASM_ISI_VECTOR: case ASM_EXT_VECTOR: case ASM_ALIGN_VECTOR: case ASM_PROG_VECTOR: case ASM_FLOAT_VECTOR: case ASM_DEC_VECTOR: case ASM_SYS_VECTOR: case ASM_TRACE_VECTOR: return 1; case ASM_PERFMON_VECTOR: return 0; case ASM_IMISS_VECTOR: /* fall through */ case ASM_DLMISS_VECTOR: case ASM_DSMISS_VECTOR: case ASM_ADDR_VECTOR: case ASM_SYSMGMT_VECTOR: return 1; case ASM_ITM_VECTOR: return 0; } return 0; } int mpc604_vector_is_valid(rtems_vector vector) { switch(vector) { case ASM_RESET_VECTOR: /* fall through */ case ASM_MACH_VECTOR: case ASM_PROT_VECTOR: case ASM_ISI_VECTOR: case ASM_EXT_VECTOR: case ASM_ALIGN_VECTOR: case ASM_PROG_VECTOR: case ASM_FLOAT_VECTOR: case ASM_DEC_VECTOR: case ASM_SYS_VECTOR: case ASM_TRACE_VECTOR: case ASM_PERFMON_VECTOR: return 1; case ASM_IMISS_VECTOR: /* fall through */ case ASM_DLMISS_VECTOR: case ASM_DSMISS_VECTOR: return 0; case ASM_ADDR_VECTOR: /* fall through */ case ASM_SYSMGMT_VECTOR: return 1; case ASM_ITM_VECTOR: return 0; } return 0; } int mpc60x_set_exception (const rtems_raw_except_connect_data* except) { unsigned int level; switch (current_ppc_cpu) { case PPC_750: if (!mpc750_vector_is_valid(except->exceptIndex)) { return 0; } break; case PPC_604: case PPC_604e: case PPC_604r: if (!mpc604_vector_is_valid(except->exceptIndex)) { return 0; } break; case PPC_603: case PPC_603e: if (!mpc603_vector_is_valid(except->exceptIndex)) { return 0; } break; default: printk("Please complete libcpu/powerpc/mpc6xx/raw_exception.c\n"); printk("current_ppc_cpu = %x\n", current_ppc_cpu); return 0; } /* * Check if default handler is actually connected. If not issue an error. * You must first get the current handler via mpc60x_get_current_exception * and then disconnect it using mpc60x_delete_exception. * RATIONALE : to always have the same transition by forcing the user * to get the previous handler before accepting to disconnect. */ if (memcmp(mpc60x_get_vector_addr(except->exceptIndex), (void*)default_raw_except_entry.hdl.raw_hdl,default_raw_except_entry.hdl.raw_hdl_size)) { return 0; } _CPU_ISR_Disable(level); raw_except_table [except->exceptIndex] = *except; codemove((void*)mpc60x_get_vector_addr(except->exceptIndex), except->hdl.raw_hdl, except->hdl.raw_hdl_size, PPC_CACHE_ALIGNMENT); except->on(except); _CPU_ISR_Enable(level); return 1; } int mpc60x_get_current_exception (rtems_raw_except_connect_data* except) { if (!mpc750_vector_is_valid(except->exceptIndex)){ return 0; } *except = raw_except_table [except->exceptIndex]; return 1; } int mpc60x_delete_exception (const rtems_raw_except_connect_data* except) { unsigned int level; if (!mpc750_vector_is_valid(except->exceptIndex)){ return 0; } /* * Check if handler passed is actually connected. If not issue an error. * You must first get the current handler via mpc60x_get_current_exception * and then disconnect it using mpc60x_delete_exception. * RATIONALE : to always have the same transition by forcing the user * to get the previous handler before accepting to disconnect. */ if (memcmp(mpc60x_get_vector_addr(except->exceptIndex), (void*)except->hdl.raw_hdl, except->hdl.raw_hdl_size)) { return 0; } _CPU_ISR_Disable(level); except->off(except); codemove((void*)mpc60x_get_vector_addr(except->exceptIndex), default_raw_except_entry.hdl.raw_hdl, default_raw_except_entry.hdl.raw_hdl_size, PPC_CACHE_ALIGNMENT); raw_except_table[except->exceptIndex] = default_raw_except_entry; raw_except_table[except->exceptIndex].exceptIndex = except->exceptIndex; _CPU_ISR_Enable(level); return 1; } /* * Exception global init. */ int mpc60x_init_exceptions (rtems_raw_except_global_settings* config) { unsigned i; unsigned int level; /* * store various accelerators */ raw_except_table = config->rawExceptHdlTbl; local_settings = config; default_raw_except_entry = config->defaultRawEntry; _CPU_ISR_Disable(level); for (i=0; i <= LAST_VALID_EXC; i++) { if (!mpc750_vector_is_valid(i)){ continue; } codemove((void*)mpc60x_get_vector_addr(i), raw_except_table[i].hdl.raw_hdl, raw_except_table[i].hdl.raw_hdl_size, PPC_CACHE_ALIGNMENT); if (raw_except_table[i].hdl.raw_hdl != default_raw_except_entry.hdl.raw_hdl) { raw_except_table[i].on(&raw_except_table[i]); } else { raw_except_table[i].off(&raw_except_table[i]); } } _CPU_ISR_Enable(level); return 1; } int mpc60x_get_exception_config (rtems_raw_except_global_settings** config) { *config = local_settings; return 1; }
Go to most recent revision | Compare with Previous | Blame | View Log