URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [librdbg/] [src/] [i386/] [rdbg_cpu_asm.S] - Rev 383
Go to most recent revision | Compare with Previous | Blame | View Log
/* cpu_asm.s** This file contains all assembly code for the Intel i386 implementation* of RDBG.** $Id: rdbg_cpu_asm.S,v 1.2 2001-09-27 12:02:01 chris Exp $**/#include <asm.h>BEGIN_CODE/** void copyback_data_cache_and_invalidate_instr_cache(addr, size)** This routine performs a copy of the data cache* and invalidate the instruction cache*/.p2align 1PUBLIC (copyback_data_cache_and_invalidate_instr_cache)SYM (copyback_data_cache_and_invalidate_instr_cache):wbinvdret/** void enterRdbg(void)** This function perform a call to the exception 19* It is used :* 1 - in the user code, to simulate a Breakpoint.* (with justSaveContext = 0)* 2 - in the RDBG code, to push a ctx in the list.* (with justSaveContext = 1)** In most of case, it will be use as described in 1.* The 2nd possibility will be used by RDBG to obtain* its own ctx*/PUBLIC (enterRdbg)SYM (enterRdbg):int $50ret/** void rtems_exception_prologue_50(void)** Exception 50 is used to enter Rdbg**/.p2align 4PUBLIC (rtems_exception_prologue_50)PUBLIC (_Exception_Handler)SYM (rtems_exception_prologue_50):pushl $ 0pushl $ 50jmp SYM(_Exception_Handler) ;END_CODEEND
Go to most recent revision | Compare with Previous | Blame | View Log
