URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [tests/] [sptests/] [sp08/] [sp08.scn] - Rev 30
Go to most recent revision | Compare with Previous | Blame | View Log
*** TEST 8 ***TA1 - rtems_task_mode - RTEMS_ASR - previous mode: 00000000TA1 - rtems_task_mode - RTEMS_NO_ASR - previous mode: 00000000TA1 - rtems_task_mode - RTEMS_NO_ASR - previous mode: 00000400TA1 - rtems_task_mode - RTEMS_ASR - previous mode: 00000400TA1 - rtems_task_mode - RTEMS_NO_TIMESLICE - previous mode: 00000000TA1 - rtems_task_mode - RTEMS_TIMESLICE - previous mode: 00000000TA1 - rtems_task_mode - RTEMS_TIMESLICE - previous mode: 00000200TA1 - rtems_task_mode - RTEMS_NO_TIMESLICE - previous mode: 00000200TA1 - rtems_task_mode - RTEMS_PREEMPT - previous mode: 00000000TA1 - rtems_task_mode - RTEMS_NO_PREEMPT - previous mode: 00000000TA1 - rtems_task_mode - RTEMS_NO_PREEMPT - previous mode: 00000100TA1 - rtems_task_mode - RTEMS_PREEMPT - previous mode: 00000100TA1 - rtems_task_mode - RTEMS_INTERRUPT_LEVEL( 3 ) - previous mode: 00000000TA1 - rtems_task_mode - RTEMS_INTERRUPT_LEVEL( 5 ) - previous mode: 00000003TA1 - rtems_task_mode - set all modes - previous mode: 00000005TA1 - rtems_task_mode - set all modes - previous mode: 00000703TA1 - rtems_task_mode - clear all modes - previous mode: 00000703TA1 - rtems_task_mode - get current mode - previous mode: 00000000*** END OF TEST 8 ***NOTE: The interrupt level lines will be different on CPUs with few levels.
Go to most recent revision | Compare with Previous | Blame | View Log