OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [make/] [custom/] [psim.cfg] - Rev 492

Go to most recent revision | Compare with Previous | Blame | View Log

#
#  Config file for the PowerPC 60x simulator - psim
#
#  $Id: psim.cfg,v 1.2 2001-09-27 12:02:52 chris Exp $
#

include $(RTEMS_ROOT)/make/custom/default.cfg

RTEMS_CPU=powerpc
RTEMS_CPU_MODEL=ppc603e

# This is the actual bsp directory used during the build process.
RTEMS_BSP_FAMILY=psim

#  This section makes the target dependent options file.

#  NDEBUG (C library)
#     if defined asserts do not generate code.  This is commonly used
#     as a command line option.
#
#  RTEMS_TEST_NO_PAUSE (RTEMS tests)
#     do not pause between screens of output in the rtems tests
#
#  RTEMS_DEBUG (RTEMS)
#     If defined, debug checks in RTEMS and support library code are enabled.
#
#  CONSOLE_USE_POLLED     (psim_bsp)
#  CONSOLE_USE_INTERRUPTS (psim_bsp)
#     The psim console driver has the structure to operate in either
#     polled or interrupt mode.  However both modes only trap to the
#     monitor currently.
#
#  PSIM_FAST_IDLE (psim_bsp)
#     If defined, speed up the clock ticks while the idle task is running so
#     time spent in the idle task is minimized.  This significantly reduces
#     the wall time required to execute the RTEMS test suites.
#
#  PPC_VECTOR_FILE_BASE (PowerPC)
#     This defines the base address of the exception table.
#     NOTE: Vectors are actually at 0xFFF00000 but file starts at offset 0x0100
#
#  PPC_USE_SPRG (RTEMS PowerPC port)
#     If defined, then the PowerPC specific code in RTEMS will use some
#     of the special purpose registers to slightly optimize interrupt
#     response time.  The use of these registers can conflict with 
#     other tools like debuggers.



define make-target-options
        @echo "/* #define NDEBUG 1 */ "                            >>$@
        @echo "#define RTEMS_TEST_NO_PAUSE 1"                      >>$@
        @echo "/* #define RTEMS_DEBUG  1 */"                       >>$@
        @echo "#define CONSOLE_USE_INTERRUPTS 0"                   >>$@
        @echo "#define CONSOLE_USE_POLLED !CONSOLE_USE_INTERRUPTS" >>$@
        @echo "#define PSIM_FAST_IDLE 1"                           >>$@
        @echo "#define PPC_VECTOR_FILE_BASE 0xFFF00100"            >>$@
        @echo "#define PPC_USE_SPRG 1"                             >>$@
endef

#  This contains the compiler options necessary to select the CPU model
#  and (hopefully) optimize for it. 
#
CPU_CFLAGS = -mcpu=603 
#-ffunction-sections

# optimize flag: typically -0, could use -O4 or -fast
# -O4 is ok for RTEMS
# NOTE: some level of -O may be actually required by inline assembler
CFLAGS_OPTIMIZE_V=-O4 -fno-keep-inline-functions

# The following is a linkcmds file which will work without using the
# -specs system in gcc 2.8.
#       $(LD) $(XLDFLAGS) -T $(LINKCMDS) \
#         -o $@ -u atexit -u __vectors -u download_entry $(LINK_FILES)
#       $(LD) $(XLDFLAGS) -Ttext 0x20000 \
#         -o $@ -u atexit -u __vectors -u download_entry $(LINK_FILES)

#       $(CC) -mmvme -mrtems -nostartfiles -mcpu=603 \
#           -o $(basename $@).exe -L $(PROJECT_RELEASE)/lib \
#            $(START_FILE) $(LINK_OBJS) \
#            $(LD_LIBS) \
#           -Wl,-\( -Wl,-lc -Wl,-lrtemsall -Wl,-lgcc -Wl,-\)
ifeq ($(RTEMS_USE_GCC272),yes)
define make-exe
        $(CC) $(CFLAGS) -o $(basename $@).exe $(LINK_OBJS) $(LINK_LIBS)
        $(NM) -g -n $@ > $(basename $@).num
        $(SIZE) $@
endef
else
# -Wl,--gc-sections
define make-exe
        $(LINK.c) $(AM_CFLAGS) $(AM_LDFLAGS) -o $(basename $@).exe \
            $(LINK_OBJS) $(LINK_LIBS)
        $(NM) -g -n $@ > $(basename $@).num
        $(SIZE) $@
endef
endif

# Miscellaneous additions go here

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.