OpenCores
URL https://opencores.org/ocsvn/openriscdevboard/openriscdevboard/trunk

Subversion Repositories openriscdevboard

[/] [openriscdevboard/] [trunk/] [cyc2-openrisc/] [sw/] [usbLoopBackTest/] [ram.ld] - Rev 3

Compare with Previous | Blame | View Log

MEMORY
        {
        vectors : ORIGIN = 0x40000000, LENGTH = 0x00002000 
        ram     : ORIGIN = 0x40002000, LENGTH = 0x00040000
        }
 
SECTIONS
{
        .vectors :
        {
        *(.vectors)
        } > vectors

        .text :
        {
        *(.text)
        } > ram

        .data :
        {
        *(.data)
        } > ram

        .rodata :
        {
        *(.rodata)
        } > ram

        .bss :
        {
        *(.bss)
        } > ram

        .stack ALIGN(0x4):
        {
        *(.stack)
        _src_addr = .;
        } > ram
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.