URL
https://opencores.org/ocsvn/or1200_soc/or1200_soc/trunk
Subversion Repositories or1200_soc
[/] [or1200_soc/] [trunk/] [boards/] [de1_board/] [sw/] [tests/] [uboot/] [serial.h] - Rev 25
Compare with Previous | Blame | View Log
// // // #ifndef __SERIAL_H #define __SERIAL_H #define FCR_FIFO_EN 0x01 /* Fifo enable */ #define FCR_RXSR 0x02 /* Receiver soft reset */ #define FCR_TXSR 0x04 /* Transmitter soft reset */ #define MCR_DTR 0x01 #define MCR_RTS 0x02 #define MCR_DMA_EN 0x04 #define MCR_TX_DFR 0x08 #define LCR_WLS_MSK 0x03 /* character length select mask */ #define LCR_WLS_5 0x00 /* 5 bit character length */ #define LCR_WLS_6 0x01 /* 6 bit character length */ #define LCR_WLS_7 0x02 /* 7 bit character length */ #define LCR_WLS_8 0x03 /* 8 bit character length */ #define LCR_STB 0x04 /* Number of stop Bits, off = 1, on = 1.5 or 2) */ #define LCR_PEN 0x08 /* Parity eneble */ #define LCR_EPS 0x10 /* Even Parity Select */ #define LCR_STKP 0x20 /* Stick Parity */ #define LCR_SBRK 0x40 /* Set Break */ #define LCR_BKSE 0x80 /* Bank select enable */ #define LSR_DR 0x01 /* Data ready */ #define LSR_OE 0x02 /* Overrun */ #define LSR_PE 0x04 /* Parity error */ #define LSR_FE 0x08 /* Framing error */ #define LSR_BI 0x10 /* Break */ #define LSR_THRE 0x20 /* Xmit holding register empty */ #define LSR_TEMT 0x40 /* Xmitter empty */ #define LSR_ERR 0x80 /* Error */ /* useful defaults for LCR */ #define LCR_8N1 0x03 void init_serial( void ); void NS16550_putc( char c ); int puts( char *s); #endif