OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [mp3/] [bench/] [models/] [vga_model.v] - Rev 1765

Compare with Previous | Blame | View Log

`include "timescale.v"
 
module vga_model (
	pclk,
	hsyncn,
	vsyncn,
	r,g,b
	);
 
input		pclk;
input 		hsyncn;
input 		vsyncn;
input [1:0]	r;
input [1:0]	g;
input [1:0]	b;
 
 
endmodule
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.