OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [mp3/] [lib/] [xilinx/] [unisims/] [IBUFG_GTLP_DCI.v] - Rev 1765

Compare with Previous | Blame | View Log

// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/IBUFG_GTLP_DCI.v,v 1.1.1.1 2001-11-04 18:59:48 lampret Exp $
 
/*
 
FUNCTION	: INPUT BUFFER
 
*/
 
`timescale  100 ps / 10 ps
 
`celldefine
 
module IBUFG_GTLP_DCI (O, I);
 
    parameter cds_action = "ignore";
 
    output O;
 
    input  I;
 
	buf B1 (O, I);
 
    specify
	(I *> O) = (1, 1);
    endspecify
 
endmodule
 
`endcelldefine
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.