URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [branches/] [mp3_stable/] [mp3/] [lib/] [xilinx/] [unisims/] [MUXF8_D.v] - Rev 1765
Compare with Previous | Blame | View Log
// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/MUXF8_D.v,v 1.1.1.1 2001-11-04 18:59:49 lampret Exp $ /* FUNCTION : 2 to 1 Multiplexer for Carry Logic */ `timescale 100 ps / 10 ps `celldefine module MUXF8_D (O, LO, I0, I1, S); parameter cds_action = "ignore"; output O, LO; reg o_out, lo_out; input I0, I1, S; buf B1 (O, o_out); buf B2 (LO, lo_out); always @(I0 or I1 or S) begin if (S) o_out <= I1; else o_out <= I0; end always @(I0 or I1 or S) begin if (S) lo_out <= I1; else lo_out <= I0; end specify (I0 => O) = (1, 1); (I1 => O) = (1, 1); (S => O) = (1, 1); (I0 => LO) = (1, 1); (I1 => LO) = (1, 1); (S => LO) = (1, 1); endspecify endmodule `endcelldefine