Subversion Repositories or1k

#!/bin/csh -f

ncprep -f ../bin/nc.scr
#debussy -f ../bin/nc.scr
#nLint -f ../bin/nc.scr
#verilog -f ../bin/nc.scr
# mv ncverilog.log ../log/ncverilog.log

ncvlog -f ncvlog.args
if ($status != 0) then
  exit
endif

# Run the NC-Verilog elaborator (build the design hierarchy)
ncelab -f ncelab.args
if ($status != 0) then
  exit
endif

# Run the NC-Verilog simulator (simulate the design)
ncsim -f ncsim.args && \
mv flash.log ../log && \
mv executed.log ../log && \
mv sram.log ../log