OpenCores

URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [Makefile.am] - Rev 92

Go to most recent revision | Compare with Previous | Blame | View Log

#
#
#
#
#

SUBDIRS = cpu bpb support cache mmu peripheral tick

noinst_PROGRAMS = sim

sim_SOURCES     = toplevel.c sim-config.c
sim_LDADD       = cpu/common/libcommon.a cpu/$(CPU_ARCH)/libarch.a \
        cpu/or1k/libor1k.a support/libsupport.a mmu/libmmu.a \
        bpb/libbpb.a cache/libcache.a peripheral/libperipheral.a \
        tick/libtick.a
sim_LDFLAGS     = -lreadline

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.