URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [cpu/] [or1k/] [sprs.h] - Rev 1508
Go to most recent revision | Compare with Previous | Blame | View Log
/* sprs.h -- OR1K architecture specific special-purpose registers Copyright (C) 1999 Damjan Lampret, lampret@opencores.org This file is part of OpenRISC 1000 Architectural Simulator. This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */ /* Prototypes */ void mtspr(uint16_t regno, const uorreg_t value); uorreg_t mfspr(const uint16_t regno); void sprs_status(void); /* Set specific SPR bit(s) identified by mask. */ static inline void setsprbits(const int regno, const unsigned long mask, const unsigned long value) { uorreg_t regvalue = cpu_state.sprs[regno]; uorreg_t shifted = 0x0; int m, v = 0; /* m counts bits in valuemask */ /* v counts bits in value */ for (m = 0; m < 32; m++) if ((mask >> m) & 0x1) { shifted |= ((value >> v) & 0x1) << m; v++; } /* PRINTF("oldvalue %x setsprbits(%x, %x, %x) shifted %x", regvalue, regno, mask, value, shifted); */ cpu_state.sprs[regno] = (regvalue & ~mask) | shifted; } /* Get specific SPR bit(s) identified by mask. */ static inline unsigned long getsprbits(const int regno, const unsigned long mask) { uorreg_t regvalue = cpu_state.sprs[regno]; uorreg_t shifted = 0x0; int m, v = 0; /* m counts bits in valuemask */ /* v counts bits in regvalue */ for (m = 0; m < 32; m++) if ((mask >> m) & 0x1) { shifted |= ((regvalue >> m) & 0x1) << v; v++; } return shifted; }
Go to most recent revision | Compare with Previous | Blame | View Log