URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [testbench/] [cfg.S] - Rev 413
Go to most recent revision | Compare with Previous | Blame | View Log
/* Configuration tester */#include "spr_defs.h".section .except.org 0x100_reset:l.addi r1,r0,0x7f00l.movhi r2,hi(_main)l.ori r2,r2,lo(_main)l.jr r2l.nop.section .text_main:l.addi r2,r0,0l.mfspr r3,r0,SPR_VR /* Version */l.mtspr r0,r3,0x1234l.add r2,r2,r3l.mfspr r3,r0,SPR_UPR /* Unit Present */l.mtspr r0,r3,0x1234l.add r2,r2,r3l.mfspr r4,r0,SPR_PMR /* Power Management */l.addi r3,r0,0l.mtspr r0,r3,SPR_PMRl.mfspr r3,r0,SPR_PMRl.andi r3,r3,0xffl.mtspr r0,r3,0x1234l.add r2,r2,r3l.addi r3,r0,5l.mtspr r0,r3,SPR_PMRl.mfspr r3,r0,SPR_PMRl.andi r3,r3,0xffl.mtspr r0,r3,0x1234l.add r2,r2,r3l.mtspr r0,r4,SPR_PMRl.mfspr r3,r0,SPR_CPUCFGRl.mtspr r0,r3,0x1234l.add r2,r2,r3l.mfspr r3,r0,SPR_DMMUCFGRl.mtspr r0,r3,0x1234l.add r2,r2,r3l.mfspr r3,r0,SPR_IMMUCFGRl.mtspr r0,r3,0x1234l.add r2,r2,r3l.mfspr r3,r0,SPR_DCCFGRl.mtspr r0,r3,0x1234l.add r2,r2,r3l.mfspr r3,r0,SPR_ICCFGRl.mtspr r0,r3,0x1234l.add r2,r2,r3l.mfspr r3,r0,SPR_DCFGRl.mtspr r0,r3,0x1234l.add r2,r2,r3l.mfspr r3,r0,SPR_PCCFGRl.mtspr r0,r3,0x1234l.add r2,r2,r3/* Configurations may differ, so we will insert another report*/l.movhi r3,hi(0xdeacf5cc)l.ori r3,r3,lo(0xdeacf5cc)l.add r2,r2,r3l.mtspr r0,r2,0x1234l.movhi r3,hi(0xdeaddead)l.ori r3,r3,lo(0xdeaddead)l.mtspr r0,r3,0x1234l.addi r3,r0,0l.sys 203
Go to most recent revision | Compare with Previous | Blame | View Log
