URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [tags/] [LINUX_2_4_26_OR32/] [linux/] [linux-2.4/] [include/] [asm-ia64/] [io.h] - Rev 1780
Go to most recent revision | Compare with Previous | Blame | View Log
#ifndef _ASM_IA64_IO_H #define _ASM_IA64_IO_H /* * This file contains the definitions for the emulated IO instructions * inb/inw/inl/outb/outw/outl and the "string versions" of the same * (insb/insw/insl/outsb/outsw/outsl). You can also use "pausing" * versions of the single-IO instructions (inb_p/inw_p/..). * * This file is not meant to be obfuscating: it's just complicated to * (a) handle it all in a way that makes gcc able to optimize it as * well as possible and (b) trying to avoid writing the same thing * over and over again with slight variations and possibly making a * mistake somewhere. * * Copyright (C) 1998-2002 Hewlett-Packard Co * David Mosberger-Tang <davidm@hpl.hp.com> * Copyright (C) 1999 Asit Mallick <asit.k.mallick@intel.com> * Copyright (C) 1999 Don Dugger <don.dugger@intel.com> */ /* We don't use IO slowdowns on the ia64, but.. */ #define __SLOW_DOWN_IO do { } while (0) #define SLOW_DOWN_IO do { } while (0) #define __IA64_UNCACHED_OFFSET 0xc000000000000000 /* region 6 */ /* * The legacy I/O space defined by the ia64 architecture supports only 65536 ports, but * large machines may have multiple other I/O spaces so we can't place any a priori limit * on IO_SPACE_LIMIT. These additional spaces are described in ACPI. */ #define IO_SPACE_LIMIT 0xffffffffffffffffUL #define MAX_IO_SPACES 16 #define IO_SPACE_BITS 24 #define IO_SPACE_SIZE (1UL << IO_SPACE_BITS) #define IO_SPACE_NR(port) ((port) >> IO_SPACE_BITS) #define IO_SPACE_BASE(space) ((space) << IO_SPACE_BITS) #define IO_SPACE_PORT(port) ((port) & (IO_SPACE_SIZE - 1)) #define IO_SPACE_SPARSE_ENCODING(p) ((((p) >> 2) << 12) | (p & 0xfff)) struct io_space { unsigned long mmio_base; /* base in MMIO space */ int sparse; }; extern struct io_space io_space[]; extern unsigned int num_io_spaces; # ifdef __KERNEL__ #include <asm/machvec.h> #include <asm/page.h> #include <asm/system.h> /* * Change virtual addresses to physical addresses and vv. */ static inline unsigned long virt_to_phys (volatile void *address) { return (unsigned long) address - PAGE_OFFSET; } static inline void* phys_to_virt (unsigned long address) { return (void *) (address + PAGE_OFFSET); } /* * The following two macros are deprecated and scheduled for removal. * Please use the PCI-DMA interface defined in <asm/pci.h> instead. */ #define bus_to_virt phys_to_virt #define virt_to_bus virt_to_phys #define page_to_bus page_to_phys # endif /* KERNEL */ /* * Memory fence w/accept. This should never be used in code that is * not IA-64 specific. */ #define __ia64_mf_a() __asm__ __volatile__ ("mf.a" ::: "memory") static inline const unsigned long __ia64_get_io_port_base (void) { extern unsigned long ia64_iobase; return ia64_iobase; } static inline void* __ia64_mk_io_addr (unsigned long port) { struct io_space *space; unsigned long offset; space = &io_space[IO_SPACE_NR(port)]; port = IO_SPACE_PORT(port); if (space->sparse) offset = IO_SPACE_SPARSE_ENCODING(port); else offset = port; return (void *) (space->mmio_base | offset); } /* * For the in/out routines, we need to do "mf.a" _after_ doing the I/O access to ensure * that the access has completed before executing other I/O accesses. Since we're doing * the accesses through an uncachable (UC) translation, the CPU will execute them in * program order. However, we still need to tell the compiler not to shuffle them around * during optimization, which is why we use "volatile" pointers. */ static inline unsigned int __ia64_inb (unsigned long port) { volatile unsigned char *addr = __ia64_mk_io_addr(port); unsigned char ret; ret = *addr; __ia64_mf_a(); return ret; } static inline unsigned int __ia64_inw (unsigned long port) { volatile unsigned short *addr = __ia64_mk_io_addr(port); unsigned short ret; ret = *addr; __ia64_mf_a(); return ret; } static inline unsigned int __ia64_inl (unsigned long port) { volatile unsigned int *addr = __ia64_mk_io_addr(port); unsigned int ret; ret = *addr; __ia64_mf_a(); return ret; } static inline void __ia64_outb (unsigned char val, unsigned long port) { volatile unsigned char *addr = __ia64_mk_io_addr(port); *addr = val; __ia64_mf_a(); } static inline void __ia64_outw (unsigned short val, unsigned long port) { volatile unsigned short *addr = __ia64_mk_io_addr(port); *addr = val; __ia64_mf_a(); } static inline void __ia64_outl (unsigned int val, unsigned long port) { volatile unsigned int *addr = __ia64_mk_io_addr(port); *addr = val; __ia64_mf_a(); } static inline void __insb (unsigned long port, void *dst, unsigned long count) { unsigned char *dp = dst; if (platform_inb == __ia64_inb) { volatile unsigned char *addr = __ia64_mk_io_addr(port); __ia64_mf_a(); while (count--) *dp++ = *addr; __ia64_mf_a(); } else while (count--) *dp++ = platform_inb(port); return; } static inline void __insw (unsigned long port, void *dst, unsigned long count) { unsigned short *dp = dst; if (platform_inw == __ia64_inw) { volatile unsigned short *addr = __ia64_mk_io_addr(port); __ia64_mf_a(); while (count--) *dp++ = *addr; __ia64_mf_a(); } else while (count--) *dp++ = platform_inw(port); return; } static inline void __insl (unsigned long port, void *dst, unsigned long count) { unsigned int *dp = dst; if (platform_inl == __ia64_inl) { volatile unsigned int *addr = __ia64_mk_io_addr(port); __ia64_mf_a(); while (count--) *dp++ = *addr; __ia64_mf_a(); } else while (count--) *dp++ = platform_inl(port); return; } static inline void __outsb (unsigned long port, const void *src, unsigned long count) { const unsigned char *sp = src; if (platform_outb == __ia64_outb) { volatile unsigned char *addr = __ia64_mk_io_addr(port); while (count--) *addr = *sp++; __ia64_mf_a(); } else while (count--) platform_outb(*sp++, port); return; } static inline void __outsw (unsigned long port, const void *src, unsigned long count) { const unsigned short *sp = src; if (platform_outw == __ia64_outw) { volatile unsigned short *addr = __ia64_mk_io_addr(port); while (count--) *addr = *sp++; __ia64_mf_a(); } else while (count--) platform_outw(*sp++, port); return; } static inline void __outsl (unsigned long port, void *src, unsigned long count) { const unsigned int *sp = src; if (platform_outl == __ia64_outl) { volatile unsigned int *addr = __ia64_mk_io_addr(port); while (count--) *addr = *sp++; __ia64_mf_a(); } else while (count--) platform_outl(*sp++, port); return; } /* * Unfortunately, some platforms are broken and do not follow the IA-64 architecture * specification regarding legacy I/O support. Thus, we have to make these operations * platform dependent... */ #define __inb platform_inb #define __inw platform_inw #define __inl platform_inl #define __outb platform_outb #define __outw platform_outw #define __outl platform_outl #define inb(p) __inb(p) #define inw(p) __inw(p) #define inl(p) __inl(p) #define insb(p,d,c) __insb(p,d,c) #define insw(p,d,c) __insw(p,d,c) #define insl(p,d,c) __insl(p,d,c) #define outb(v,p) __outb(v,p) #define outw(v,p) __outw(v,p) #define outl(v,p) __outl(v,p) #define outsb(p,s,c) __outsb(p,s,c) #define outsw(p,s,c) __outsw(p,s,c) #define outsl(p,s,c) __outsl(p,s,c) /* * The address passed to these functions are ioremap()ped already. */ static inline unsigned char __readb (void *addr) { return *(volatile unsigned char *)addr; } static inline unsigned short __readw (void *addr) { return *(volatile unsigned short *)addr; } static inline unsigned int __readl (void *addr) { return *(volatile unsigned int *) addr; } static inline unsigned long __readq (void *addr) { return *(volatile unsigned long *) addr; } static inline void __writeb (unsigned char val, void *addr) { *(volatile unsigned char *) addr = val; } static inline void __writew (unsigned short val, void *addr) { *(volatile unsigned short *) addr = val; } static inline void __writel (unsigned int val, void *addr) { *(volatile unsigned int *) addr = val; } static inline void __writeq (unsigned long val, void *addr) { *(volatile unsigned long *) addr = val; } #define readb(a) __readb((void *)(a)) #define readw(a) __readw((void *)(a)) #define readl(a) __readl((void *)(a)) #define readq(a) __readq((void *)(a)) #define __raw_readb readb #define __raw_readw readw #define __raw_readl readl #define __raw_readq readq #define writeb(v,a) __writeb((v), (void *) (a)) #define writew(v,a) __writew((v), (void *) (a)) #define writel(v,a) __writel((v), (void *) (a)) #define writeq(v,a) __writeq((v), (void *) (a)) #define __raw_writeb writeb #define __raw_writew writew #define __raw_writel writel #define __raw_writeq writeq #ifndef inb_p # define inb_p inb #endif #ifndef inw_p # define inw_p inw #endif #ifndef inl_p # define inl_p inl #endif #ifndef outb_p # define outb_p outb #endif #ifndef outw_p # define outw_p outw #endif #ifndef outl_p # define outl_p outl #endif /* * An "address" in IO memory space is not clearly either an integer or a pointer. We will * accept both, thus the casts. * * On ia-64, we access the physical I/O memory space through the uncached kernel region. */ static inline void * ioremap (unsigned long offset, unsigned long size) { return (void *) (__IA64_UNCACHED_OFFSET | (offset)); } static inline void iounmap (void *addr) { } #define ioremap_nocache(o,s) ioremap(o,s) # ifdef __KERNEL__ /* * String version of IO memory access ops: */ extern void __ia64_memcpy_fromio (void *, unsigned long, long); extern void __ia64_memcpy_toio (unsigned long, void *, long); extern void __ia64_memset_c_io (unsigned long, unsigned long, long); #define memcpy_fromio(to,from,len) \ __ia64_memcpy_fromio((to),(unsigned long)(from),(len)) #define memcpy_toio(to,from,len) \ __ia64_memcpy_toio((unsigned long)(to),(from),(len)) #define memset_io(addr,c,len) \ __ia64_memset_c_io((unsigned long)(addr),0x0101010101010101UL*(u8)(c),(len)) #define dma_cache_inv(_start,_size) do { } while (0) #define dma_cache_wback(_start,_size) do { } while (0) #define dma_cache_wback_inv(_start,_size) do { } while (0) # endif /* __KERNEL__ */ #endif /* _ASM_IA64_IO_H */
Go to most recent revision | Compare with Previous | Blame | View Log