OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_40/] [or1ksim/] [pic/] [pic.c] - Rev 138

Go to most recent revision | Compare with Previous | Blame | View Log

/* pic.c -- Simulation of OpenRISC 1000 programmable interrupt controller
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
 
This file is part of OpenRISC 1000 Architectural Simulator.
 
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
 
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
 
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
 
/* This is functional simulation of OpenRISC 1000 architectural
   programmable interrupt controller.
*/
 
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
 
#include "pic.h"
#include "spr_defs.h"
#include "except.h"
 
extern int cont_run;
 
/* Reset. It initializes PIC registers. */
void pic_reset()
{
	printf("Resetting PIC.\n");
	mtspr(SPR_PICMR, 0);
	mtspr(SPR_PICPR, 0);
	mtspr(SPR_PICSR, 0);
}
 
/* Simulation hook. Must be called every clock cycle to simulate PIC
   It does internal functional PIC simulation. */
void pic_clock()
{
  unsigned long picsr;
  unsigned long picpr;
 
  picsr = mfspr(SPR_PICSR);
  picpr = mfspr(SPR_PICPR);
 
  /* SIMON: This is a bug */
  /*	if (picsr & picpr) {
	if ((mfspr(SPR_SR) & (SPR_SR_EIR | SPR_SR_EXR)) == (SPR_SR_EIR | SPR_SR_EXR))
	except_handle(EXCEPT_HPINT, 0);	
	} else
	if ((mfspr(SPR_SR) & (SPR_SR_EIR | SPR_SR_EXR)) == (SPR_SR_EIR | SPR_SR_EXR))
	except_handle(EXCEPT_LPINT, 0);
  */	
  if ((picsr & (SPR_SR_EIR | SPR_SR_EXR)) == (SPR_SR_EIR | SPR_SR_EXR)) {
    if (picsr & picpr) {
      except_handle(EXCEPT_HPINT, 0);	
    } else if(picsr) {
      except_handle(EXCEPT_LPINT, 0);
    }
  }
}
 
/* Asserts interrupt to the PIC. */
void report_interrupt(int line)
{
	setsprbits(SPR_PMR, SPR_PMR_DME, 0); /* Disable doze mode */
	setsprbits(SPR_PMR, SPR_PMR_SME, 0); /* Disable sleep mode */
 
	printf("Asserting interrupt %d.\n", line);
	if (getsprbit(SPR_PICMR, line) || line < 2)
		setsprbit(SPR_PICSR, line, 1);
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.