OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [cpu/] [or1k/] [sprs.h] - Rev 1782

Go to most recent revision | Compare with Previous | Blame | View Log

/* sprs.h -- OR1K architecture specific special-purpose registers
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
 
This file is part of OpenRISC 1000 Architectural Simulator.
 
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
 
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
 
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
 
#include "spr_defs.h"
 
typedef unsigned long sprword;
 
/* Prototypes */
inline void mtspr(uint16_t regno, const sprword value);
static inline sprword mfspr_(const uint16_t regno);
extern sprword sprs[MAX_SPRS];
#define mfspr(regno) mfspr_(regno)
 
static inline void setsprbit(const int regno, const int bitnum, const unsigned long bitvalue);
static inline int getsprbit(const int regno, const int bitnum);
void sprs_status();
 
#include "sim-config.h"
#include "tick.h"
 
/* Ugly, but fast */
/* Get a specific SPR. */
static inline sprword
mfspr_(const uint16_t regno)
{
  extern uorreg_t reg[32];
  extern oraddr_t pcprev;
  extern sprword sprs[MAX_SPRS];
 
  switch (regno) {
  case SPR_NPC:
    return pc;
  case SPR_PPC:
    return pcprev;
  case SPR_TTCR:
    return spr_read_ttcr();
  default:
    /* Links to GPRS */
    if(regno >= 0x0400 && regno < 0x0420)
      return reg[regno - 0x0400];
    else if (regno < MAX_SPRS)
      return sprs[regno];
  }
  if (config.sim.verbose)
    PRINTF ("WARNING: read out of SPR range %08X\n", regno);
  return 0;
}
 
/* Set specific SPR bit(s) identified by mask. */
static inline void
setsprbits(const int regno, const unsigned long mask, const unsigned long value)
{
  sprword regvalue = mfspr(regno);
  sprword shifted = 0x0;
  int m, v = 0;
 
  /* m counts bits in valuemask */
  /* v counts bits in value */
  for (m = 0; m < 32; m++)
    if ((mask >> m) & 0x1) {
      shifted |= ((value >> v) & 0x1) << m;
      v++;
    }
 
  /* PRINTF("oldvalue %x setsprbits(%x, %x, %x)  shifted %x", regvalue, regno, mask, value, shifted); */
  mtspr(regno, (regvalue & ~mask) | shifted);
}
 
/* Get specific SPR bit(s) identified by mask. */
static inline unsigned long
getsprbits(const int regno, const unsigned long mask)
{
  sprword regvalue = mfspr(regno);
  sprword shifted = 0x0;
  int m, v = 0;
 
  /* m counts bits in valuemask */
  /* v counts bits in regvalue */
  for (m = 0; m < 32; m++)
    if ((mask >> m) & 0x1) {
      shifted |= ((regvalue >> m) & 0x1) << v;
      v++;
    }
 
  return shifted;
}
 
/* Set a specific bit from SPR. LSB in a word is numbered zero. */
static inline void
setsprbit(const int regno, const int bitnum, const unsigned long bitvalue)
{
  sprword mask;
  sprword regvalue = mfspr(regno);
 
  mask = ~(1 << bitnum);
 
  mtspr(regno, (regvalue & mask) | ((bitvalue & 0x1) << bitnum));
 
  return;
}
 
/* Get a specific bit from SPR. */
static inline int
getsprbit(const int regno, const int bitnum)
{
  sprword regvalue = mfspr(regno);
 
  return (regvalue >> bitnum) & 0x1;
}
 
/* Get specific SPR bit(s) identified by mask. */
static inline unsigned long
testsprbits(const int regno, const unsigned long mask)
{
  sprword regvalue = mfspr(regno);
  return regvalue & mask;
}
 
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.