URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [tags/] [nog_patch_68/] [or1ksim/] [cpu/] [or1k/] [sprs.c] - Rev 1462
Go to most recent revision | Compare with Previous | Blame | View Log
/* sprs.c -- Simulation of OR1K special-purpose registers Copyright (C) 1999 Damjan Lampret, lampret@opencores.org This file is part of OpenRISC 1000 Architectural Simulator. This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */ #include <stdlib.h> #include <stdio.h> #include <string.h> #include <errno.h> #include "config.h" #ifdef HAVE_INTTYPES_H #include <inttypes.h> #endif #include "port.h" #include "arch.h" #include "abstract.h" #include "sim-config.h" #include "except.h" #include "opcode/or32.h" #include "spr_defs.h" #include "execute.h" #include "sprs.h" #include "dcache_model.h" #include "icache_model.h" #include "debug.h" DECLARE_DEBUG_CHANNEL(immu); extern int flag; int audio_cnt = 0; static FILE *fo = 0; /* Set a specific SPR with a value. */ void mtspr(uint16_t regno, const sprword value) { sprword prev_val; regno %= MAX_SPRS; prev_val = cpu_state.sprs[regno]; cpu_state.sprs[regno] = value; /* MM: Register hooks. */ switch (regno) { case SPR_TTCR: spr_write_ttcr (value); break; case SPR_TTMR: spr_write_ttmr (value); break; /* Data cache simulateing stuff */ case SPR_DCBPR: if(value) { dc_simulate_read(value, 4); cpu_state.sprs[SPR_DCBPR] = 0; } break; case SPR_DCBFR: if(value != -1) { dc_inv(value); cpu_state.sprs[SPR_DCBFR] = -1; } break; case SPR_DCBIR: if(value != 0) { dc_inv(value); cpu_state.sprs[SPR_DCBIR] = 0; } break; case SPR_DCBWR: cpu_state.sprs[SPR_DCBWR] = 0; break; case SPR_DCBLR: cpu_state.sprs[SPR_DCBLR] = 0; break; /* Instruction cache simulateing stuff */ case SPR_ICBPR: if(value) { ic_simulate_fetch(value); cpu_state.sprs[SPR_ICBPR] = 0; } break; case SPR_ICBIR: if(value) { ic_inv(value); cpu_state.sprs[SPR_ICBIR] = 0; } break; case SPR_ICBLR: cpu_state.sprs[SPR_ICBLR] = 0; break; case SPR_SR: /* Set internal flag also */ if(value & SPR_SR_F) flag = 1; else flag = 0; cpu_state.sprs[regno] |= SPR_SR_FO; #if DYNAMIC_EXECUTION if((value & SPR_SR_IME) && !(prev_val & SPR_SR_IME)) { TRACE_(immu)("IMMU just became enabled (%lli).\n", runtime.sim.cycles); recheck_immu(IMMU_GOT_ENABLED); } else if(!(value & SPR_SR_IME) && (prev_val & SPR_SR_IME)) { TRACE_(immu)("Remove counting of mmu hit delay with cycles (%lli)\n", runtime.sim.cycles); recheck_immu(IMMU_GOT_DISABLED); } #endif break; case SPR_NPC: { /* The debugger has redirected us to a new address */ /* This is usually done to reissue an instruction which just caused a breakpoint exception. */ cpu_state.pc = value; if(!value && config.sim.verbose) PRINTF("WARNING: PC just set to 0!\n"); /* Clear any pending delay slot jumps also */ cpu_state.delay_insn = 0; pcnext = value + 4; } break; case 0xFFFD: fo = fopen ("audiosim.pcm", "wb+"); if (!fo) PRINTF("Cannot open audiosim.pcm\n"); PRINTF("Audio opened.\n"); break; case 0xFFFE: if (!fo) PRINTF("audiosim.pcm not opened\n"); fputc (value & 0xFF, fo); if ((audio_cnt % 1024) == 0) PRINTF("%i\n", audio_cnt); audio_cnt++; break; case 0xFFFF: fclose(fo); PRINTF("Audio closed.\n"); runtime.sim.cont_run = 0; break; case SPR_PMR: /* PMR[SDF] and PMR[DCGE] are ignored completely. */ if (value & SPR_PMR_SUME) { PRINTF ("SUSPEND: PMR[SUME] bit was set.\n"); runtime.sim.cont_run = 0; } break; default: /* Mask reseved bits in DTLBMR and DTLBMR registers */ if ( (regno >= SPR_DTLBMR_BASE(0)) && (regno < SPR_DTLBTR_LAST(3))) { if((regno & 0xff) < 0x80) cpu_state.sprs[regno] = ((value / config.dmmu.pagesize) * config.dmmu.pagesize) | (value & (SPR_DTLBMR_V | SPR_DTLBMR_PL1 | SPR_DTLBMR_CID | SPR_DTLBMR_LRU)); else cpu_state.sprs[regno] = ((value / config.dmmu.pagesize) * config.dmmu.pagesize) | (value & (SPR_DTLBTR_CC | SPR_DTLBTR_CI | SPR_DTLBTR_WBC | SPR_DTLBTR_WOM | SPR_DTLBTR_A | SPR_DTLBTR_D | SPR_DTLBTR_URE | SPR_DTLBTR_UWE | SPR_DTLBTR_SRE | SPR_DTLBTR_SWE)); } /* Mask reseved bits in ITLBMR and ITLBMR registers */ if ( (regno >= SPR_ITLBMR_BASE(0)) && (regno < SPR_ITLBTR_LAST(3))) { TRACE_(immu)("Writting to an mmu way (reg: %"PRIx16", value: %"PRIx32")\n", regno, value); if((regno & 0xff) < 0x80) cpu_state.sprs[regno] = ((value / config.immu.pagesize) * config.immu.pagesize) | (value & (SPR_ITLBMR_V | SPR_ITLBMR_PL1 | SPR_ITLBMR_CID | SPR_ITLBMR_LRU)); else cpu_state.sprs[regno] = ((value / config.immu.pagesize) * config.immu.pagesize) | (value & (SPR_ITLBTR_CC | SPR_ITLBTR_CI | SPR_ITLBTR_WBC | SPR_ITLBTR_WOM | SPR_ITLBTR_A | SPR_ITLBTR_D | SPR_ITLBTR_SXE | SPR_ITLBTR_UXE)); #if DYNAMIC_EXECUTION if(cpu_state.sprs[SPR_SR] & SPR_SR_IME) { /* The immu got reconfigured. Recheck if the current page in execution * is resident in the immu ways. This check would be done during the * instruction fetch but since the dynamic execution model does not do * instruction fetchs, do it now. */ recheck_immu(0); } #endif } /* Links to GPRS */ if(regno >= 0x0400 && regno < 0x0420) { cpu_state.reg[regno - 0x0400] = value; } break; } } /* Show status of important SPRs. */ void sprs_status() { PRINTF("VR : 0x%.8lx UPR : 0x%.8lx\n", mfspr(SPR_VR), mfspr(SPR_UPR)); PRINTF("SR : 0x%.8lx\n", mfspr(SPR_SR)); PRINTF("MACLO: 0x%.8lx MACHI: 0x%.8lx\n", mfspr(SPR_MACLO), mfspr(SPR_MACHI)); PRINTF("EPCR0: 0x%.8lx EPCR1: 0x%.8lx\n", mfspr(SPR_EPCR_BASE), mfspr(SPR_EPCR_BASE+1)); PRINTF("EEAR0: 0x%.8lx EEAR1: 0x%.8lx\n", mfspr(SPR_EEAR_BASE), mfspr(SPR_EEAR_BASE+1)); PRINTF("ESR0 : 0x%.8lx ESR1 : 0x%.8lx\n", mfspr(SPR_ESR_BASE), mfspr(SPR_ESR_BASE+1)); PRINTF("TTMR : 0x%.8lx TTCR : 0x%.8lx\n", mfspr(SPR_TTMR), mfspr(SPR_TTCR)); PRINTF("PICMR: 0x%.8lx PICSR: 0x%.8lx\n", mfspr(SPR_PICMR), mfspr(SPR_PICSR)); PRINTF("PPC: 0x%.8lx NPC : 0x%.8lx\n", mfspr(SPR_PPC), mfspr(SPR_NPC)); }
Go to most recent revision | Compare with Previous | Blame | View Log