OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1/] [or1200/] [syn/] [scr/] [tech_art_rams18.inc] - Rev 1780

Go to most recent revision | Compare with Previous | Blame | View Log

/* Set Artisan 0.18u RAMs */

search_path = search_path + { RAMS_PATH + art_hssp_2048x8/ } + { RAMS_PATH + art_hdsp_2048x32/ } \
                + { RAMS_PATH + art_hssp_512x19/ } + { RAMS_PATH + art_hssp_128x34/ } + \
                { RAMS_PATH + art_hsdp_32x32/ } 
/*
add_module art_hssp_2048x8_typical_syn.lib art_hssp_2048x8_typical_syn
add_module art_hdsp_2048x32_typical_syn.lib art_hdsp_2048x32_typical_syn
add_module art_hssp_512x19_typical_syn.lib art_hssp_512x19_typical_syn
add_module -overwrite art_hssp_128x34_typical_syn.lib typical
*/

target_library = target_library + { art_hssp_2048x8_typical_syn.db } + \
                { art_hdsp_2048x32_typical_syn.db } + \
                { art_hssp_512x19_typical_syn.db } + \
                { art_hssp_128x34_typical_syn.db } + \
                { art_hsdp_32x32_typical_syn.db }
link_library = link_library + target_library

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.